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ABSTRACT 
The dissertation thesis deals with implementing new structures of modern active 
elements working in voltage
_
, current
_
, and mixed mode. The functionality and 
behavior of these elements have been verified by SPICE simulation. Sufficient 
numbers of simulated plots are included in this thesis to illustrate the precise and 
strong behavior of those elements. However, a big attention to implement active 
elements by utilizing LV LP (Low
 
Voltage Low Power) techniques is given in 
this thesis. This attention came from the fact that growing demand of portable 
electronic equipments and implantable medical devices are pushing the 
development towards LV LP integrated circuits because of their influence on 
batteries lifetime. 
More specifically, the main contribution of this thesis is to implement new 
CMOS structures of: CCII (Current Conveyor Second Generation) based on BD 
(Bulk Driven), FG (Floating Gate) and QFG (Quasi
 
Floating
 
Gate); DVCC 
(Differential Voltage Current Conveyor) based on FG; Transconductor based on 
new technique of BD
_
QFG (Bulk Driven
_
Quasi Floating Gate); CCCDBA 
(Current Controlled Current Differencing Buffered Amplifier) based on 
conventional GD (Gate
 
Driven); VDBA (Voltage Differencing Buffered 
Amplifier) based on GD. 
Moreover, defining new active element i.e. DBeTA (Differential
_
Input Buffered 
and External Transconductance Amplifier) based on BD is also one of the main 
contributions of this thesis. 
To confirm the workability and attractive properties of the proposed circuits 
many applications were exhibited. The given results agree well with the 
theoretical anticipation. 
 
 
 
 
 
KEYWORDS 
Analog signal processing, current mode, voltage mode, mixed mode, active elements, low 
voltage, low power, frequency filter, universal filter, quadrature oscillator. 
ABSTRAKT 
Disertační práce se zabývá zaváděním nových struktur moderních aktivních 
prvků pracujících v napěťovém, proudovém a smíšeném režimu. Funkčnost a 
chování těchto prvků byly ověřeny prostřednictvím SPICE simulací.  
V této práci je zahrnuta řada simulací, které dokazují přesnost a dobré vlastnosti 
těchto prvků, přičemž velký důraz byl kladen na to, aby tyto prvky byly schopny 
pracovat při nízkém napájecím napětí, jelikož poptávka po přenosných 
elektronických zařízeních a implantabilních zdravotnických přístrojích stále 
roste. Tyto přístroje jsou napájeny bateriemi a k tomu, aby byla prodloužena 
jejich životnost, trend navrhování analogových obvodů směřuje k stále většímu 
snižování spotřeby a napájecího napětí. 
Hlavním přínosem této práce je návrh nových CMOS struktur: CCII (Current 
Conveyor Second Generation) na základě BD (Bulk Driven), FG (Floating Gate) 
a QFG (Quasi
 
Floating
 
Gate); DVCC (Differential Voltage Current Conveyor) 
na základě FG, transkonduktor na základě nové techniky BD_QFG (Bulk 
Driven
_
Quasi Floating Gate), CCCDBA (Current Controlled Current 
Differencing Buffered Amplifier) na základě GD (Gate Driven), VDBA 
(Voltage Differencing Buffered Amplifier) na základě GD a DBeTA 
(Differential
_
Input Buffered and External Transconductance Amplifier) na 
základě BD. 
Dále je uvedeno několik zajímavých aplikací užívajících výše jmenované prvky. 
Získané výsledky simulací odpovídají teoretickým předpokladům.  
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INTRODUCTION 
Although in most modern electronic systems, signal processing and storage are performed in 
digital domain, ASP (Analog Signal Processing) is still required since the real
_
world signal is 
represented in the analog form. As a result, most electronic equipments comprise analog 
processing circuitry that acts as interface between the digital
_
world and the real
_
world. 
However, analog signal is processed for variety of purposes, such as to remove unwanted 
noise, to correct distortion, to make the signal suitable for transmission or to extract certain 
meaningful information. The term ASP expresses plentiful of techniques that can be 
implemented to process analog signals including the theory and application of filtering, 
coding, transmitting, estimating, detecting, analyzing and reproducing analog signals [1].  
Many years ago, analog blocks, so
_
called active elements, have been appeared [2]. These 
active blocks replaced the passive ones. Through active elements numerous of applications 
can be designed to process analog signal such as filters, oscillators, rectifiers and so forth. 
However, the term CM (Current Mode), VM (Voltage Mode) and MM (Mixed Mode) is 
inherent to active element term.  
Representing the processing signal by voltage quantities is called VM, while the CM 
technique involves using current signals. Furthermore, CM signal processing may be defined 
as the processing of current signals in an environment where voltage signals are irrelevant in 
determining circuit performance. Moreover, the term CM has also been used to describe a 
system which has a current transfer function. Recently, there have been attempts at applying 
CM techniques to various kinds of electronic circuit design; this is motivated by the quest for 
higher
_
frequency performance/ inherent signal bandwidths, greater linearity, wider dynamic 
range, trend to lower supply voltages, lower power consumption and simplicity in 
implementing operations over its counterpart ‘VM’. However, it should be noted here that in 
CM elements the voltage values appear naturally at the impedance nodes. This value should 
be low to get rid of distorted signal; this can be achieved by making the node impedance as 
low as possible [3] and [4]. The aforementioned advantages of CM lead to be utilized in many 
attractive applications such as CM filters, oscillators and many others. 
Also it should be noted that for the best implementation of VM active filter then the next 
condition should be taken into account; “high input impedance and low output impedance”. 
By applying this condition then several cells of this kind can be directly connected in cascade 
without needing additional circuits. In other words, connecting low impedance output of the 
first cell (source) to high input one of the second cell (load) will not distort the frequency 
response. Whilst in case of CM active filter then “low input impedance and high output 
impedance” condition should be taken into account. 
Assuming that these conditions are not applied, then in case of real IC (Integrated 
Circuit) VM active filter with “high_impedance output”, an output buffer is needed, since a 
resistive load connected to the output node would otherwise change the transfer function. 
Whilst in case of real IC CM active filter with “high_impedance input”, an input buffer is 
needed, since the input nodes must be driven by a high
_
resistance device. 
However, the aim of this thesis is to find new active elements or even improve the 
existing ones and applying those to new applications such as filters and oscillators. Factually, 
the main focus of this thesis is on LV LP (Low voltage Low Power) field for implementing 
analog circuits because this field has become essential in IC design in order to ensure reliable 
functioning of devices, to prevent overheating caused by increasing density of components 
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per unit area and to prolong the battery lifetime in case of portable electronic equipment and 
implantable medical devices [5] and [6]. 
The thesis is organized as follows: 
Chapter 1 presents the necessary knowledge and information related to active elements  
and LV LP techniques, hence, facilitating utilizing LV LP  techniques for implementing new 
design of active elements. Moreover, the main concept of filter and oscillator design is also 
included to simplify understanding their implementation. 
Chapter 2 presents new CMOS design of some active elements based mainly on LV LP 
techniques and others based on the conventional one, as follows: 
 LV LP BD_CCII± based on folded cascode OTA. 
 Ultra_LP FG_CCII+ based on folded cascode OTA. 
 LV Ultra_LP QFG_CCII based on folded cascode OTA. 
 LV Ultra_LP FG_DVCC based on folded cascode OTA. 
 LV LP High_Precision BD_DBeTA.  
 Ultra_LV BD_QFG Transconductor. 
 High_precision GD_CCCDBA.  
 High_precision GD_VDBA. 
To validate the functionality of the aforementioned circuits, thus, chapter 2 illustrates 
their usages in interesting applications, i. e. filters and oscillators as follows: 
 Current mode multifunction filter as an application of the BD_CCII±. 
 Current mode quadrature oscillator as an application of the Class AB FG_CCII+. 
 Current mode quadrature oscillator as an application of the QFG_CCII. 
 Voltage mode multifunction filter as an application of the FG_DVCC. 
 Voltage mode oscillator as an application of the BD_DBeTA. 
 Voltage mode multifunction Gm_C filter as an application of BD_QFG transconductor. 
 Electronically tunable voltage mode quadrature oscillator as an application of the 
GD
_
CCCDBA. 
 Voltage mode multifunction filter as an application of GD_VDBA. 
It is worth mentioning here that all circuits exhibited in this thesis are novel and their 
advantages are compared with the literature presented solutions. Moreover, most of them are 
already published in international journals with high impact factor and were cited by 
numerous researchers. 
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1 STATE OF THE ART  
The field of LV LP CMOS technology has grown rapidly in recent years; it is an essential 
prerequisite particularly for portable electronic equipment and implantable medical devices 
due to its influence on battery lifetime. Recently, significant improvements in implementing 
circuits working in the LV LP area have been achieved, but circuit designers face severe 
challenges when trying to improve or even maintain the circuit performance with reduced 
supply voltage. 
In this chapter, state of the art of active elements and LV LP techniques are illustrated 
and described. Active elements section describes in details the properties of active elements 
and how they are related to each others. Moreover, exhibition of active elements based on 
UCC (Universal Current Conveyor) and UVC (Universal Voltage Conveyor) is also included. 
The section of LV LP depicts many techniques and methods utilized in the relative area. 
However, this depiction gives deep comprehension of these techniques and thus facilitates 
understanding of active elements based on these methods. 
1.1 Active Elements 
In view of limitation of op
_
amp with capacitive load and inherent on
_
chip tunability, the OTA 
operational transconductance amplifier is extensively preferred in many applications. 
Hereafter, active elements were appeared to replace the op
_
amp element [2]. This section 
describes in details the properties of active element and how they are related to each others. 
Moreover, exhibition of active elements based on UCC and UVC is also included. 
1.1.1 Survey of Active Elements 
Nowadays, there is majority numbers of different active elements that it may be often 
confusing. Hence, this section maps the state of the art of active elements from almost the 
oldest one hitherto.  
Due to the vast number of active elements then mapping is clarified by a table to 
facilitate conception and to overcome the complexity. Demonstration of active elements with 
thier matrix equations is given in Tab. 1.1
_
3. However, active elements that are supposed to 
be utilized in this thesis for implementing interesting applications are deeply described in the 
next section. 
Tab. 1.1.  Survey of current conveyors. 
Symbol Matrix equation  
Y
X
ZCCI
IX
IY IZ
Vx
VY
VZ
 First Generation Current Conveyor [7] 






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


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







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Z
X
Y
Y
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X
010
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001
V
I
V
I
I
V
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Y
X
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 Differential Difference Current Conveyor [11] 
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Tab. 1.2.  Survey of other known active elements. 
Symbol Matrix equation 
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Tab. 1.3.  Survey of novel active elements. 
Symbol Matrix equation 
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 Current Follower Differential Input Transconductance 
Amplifier [2] 
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Current Follower Buffered Transconductance Amplifier [2] 
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Voltage Differencing Buffered Amplifier [2] 
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1.1.2 Relationship between Active Elements 
Comprehension the relation between active elements and how are derived from each other is 
very important, since it gives general and clear idea helps to think out new active elements 
with better features. Thus, the following figures focus on some recent active elements and 
describe how these elements are related/ derived to/ from each other.  
The CDTA (Current Differencing Transconductance Amplifier) or more specifically 
CDDOTA (Current Differencing Dual Output Transconductance Amplifier) published in year 
2003 by Biolek [29] has been considered to be a versatile active element for CM signal 
processing. CDTA uses ‘CDU’ (Current Differencing Unit) as an input stage and ‘DOTA’ 
(Dual Output Transconductance Amplifier) as output stage. Replacing input/output stage of 
the conventional CDTA by another element leads to create new active elements appropriate to 
work in CM area. Fig 1.1 shows the aforementioned consideration of conventional CDTA. 
Number (1) illustrates that when the input stage ‘CDU’ of CDTA is simplified to ‘CF’ 
(Current Follower) or ‘CI’ (Current Inverter), then CFTA (Current Follower 
Transconductance Amplifier) or CITA (Current Inverter Transconductance Amplifier) are 
obtained respectively, while the output stage ‘DOTA’ with one grounded input remains the 
same. 
Number (2) illustrates that when both differential input terminals of output stage ‘DOTA’ 
of CDTA are utilized while the input stage ‘CDU’ remains the same, then active element 
CDDITA (Current Differencing Differential Input Transconductance Amplifier) [2] is 
obtained. 
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Fig. 1.1.  CDTA and its relations. 
Note that in case of voltage input, VDTA (Voltage Differencing Transconductance 
Amplifier) [2] is used instead of CDTA and similar methodology diagram can be applied; 
where differential input ‘OTA’ is utilized for realizing voltage difference instead of ‘CDU’. 
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Fig. 1.2.  CDBA and its relations. 
The CDBA (Current Differencing Buffered Amplifier) or more specifically CDVB 
(Current Differencing Voltage Buffer) or as so
_
called DCVC (Differential Current Voltage 
Conveyor) is introduced in year 1999 b y Acar [25]. 
CDBA uses ‘CDU’ as an input stage and ‘BA’ (Buffered Amplifier) as output stage. Fig 
1.2 shows the conventional CDBA element and its relations to create new active elements. As 
shown by number (1) the CFBA (Current Follower Buffered Amplifier) or CIBA (Current 
Inverter Buffered Amplifier) are obtained when the input stage ‘CDU’ is simplified to ‘CF’ or 
‘CI’ respectively, while the output stage ‘unity gain voltage buffer’ or the so_called ‘unity 
gain buffered amplifier’ remains the same. Number (2) illustrates that when the input stage 
‘CDU’ of CDBA is remained the same while both input terminals of output stage ‘unity gain 
BA’ are utilized then the CDDIBA (Current Differencing Differential Input Buffered 
Amplifier) active element is obtained. In the same manner, CDDOBA (Current Differencing 
Differential Output Buffered Amplifier) active element is obtained when both output 
terminals of output stage ‘unity gain BA’ are utilized. Number (22) shows the combination of 
CDDIBA and CDDOBA, where ‘CDU’ remains the same, and both two inputs and two 
outputs of output stage ‘unity gain BA’ are utilized. Thus, CDDIDOBA (Current Differencing 
Differential Input Differential Output Buffered Amplifier) active element is obtained. 
Note that in case of voltage input, VDBA (Voltage Differencing Buffered Amplifier) is 
used instead of CDBA and similar methodology diagram can be applied; where differential 
input ‘OTA’ is utilized for realizing voltage difference instead of ‘CDU’. 
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Fig. 1.3.  CFTA and CFBA relations. 
Fig 1.3 number (11) shows that when CFTA and CFBA are combined together then 
CFBTA (Current Follower Buffered Transconductance Amplifier) active element is obtained; 
where the input stage ‘CF’ remains the same and the output stage consists of the combination 
of ‘OTA’ and ‘unity gain BA’. Note that ‘OTA’ has two inputs, one of them is grounded. 
Number (111) illustrates the CFBDITA (Current Follower Buffered Differential Input 
Transconductance Amplifier) active element as an improvement of CFBTA; CFBDITA is 
obtained when the input stage ‘CF’ remains the same and the output stage consists of the 
combination of ‘OTA’ and ‘unity gain BA’. Notice that ‘OTA’ has two inputs, both are used. 
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Fig. 1.4.  CITA and CIBA relations. 
Fig 1.4 number (11) shows that when CITA and CIBA are combined together the CIBTA 
(Current Inverter Buffered Transconductance Amplifier) active element is obtained; where the 
input stage ‘CI’ remains the same and the output stage consists of the combination of ‘OTA’ 
and ‘unity gain BA’. Note, ‘OTA’ has two inputs, one of them is grounded. Number (111) 
illustrates the CIBDITA (Current Inverter Buffered Differential Input Transconductance 
Amplifier) active element as an improvement of CIBTA; where the input stage ‘CI’ remains 
the same and the output stage consists of combination of ‘OTA’ and ‘unity gain BA’. Notice 
that ‘OTA’ has two inputs, both are used. 
However, it should be noted that OTA [35] belongs to the most widespread active 
elements and it is utilized as a main part in lots of other active elements. It acts as a 
voltage
_
controlled current source with the possibility of electronic adjustment of 
transconductance gm.  
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1.1.3 Active Elements Based on UCC and UVC 
Analogous to DDCC (Differential Difference Current Conveyor) [11] or DDCCC 
(Differential Difference Complementary Current Conveyor), the UCC [19] has three 
high
_
impedance voltage inputs Y, one low impedance input X, and four current outputs (Z1+, 
Z1–, Z2+, Z2–). Outputs (Z1– and Z2–) are inverse to outputs (Z1+ and Z2+) respectively. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1.5.  Realization of current conveyors using UCC. 
Through suitable interconnection or grounding of the terminals, the UCC enables the 
realization of all types and generations of CCs such as CCI+, CCI–, CCI+/–, CCII+, CCII–, 
CCII+/–, CCIII+, CCIII–, CCIII+/–, inverting–types of current conveyors such as ICCI+, 
ICCI–, ICCI+/–, ICCII+, ICCII–, ICCII+/–, ICCIII+, ICCIII–, ICCIII+/–, and other types with 
differential input such as DVCC+, DVCC–, DVCC+/–, DVCCI–, VCCIII+, DDCC+, DDCC–
, and DDCC+/–. Figs. 1.5 and 1.6 depicts the realization of current conveyors and other active 
elements with help of UCC [19]. 
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Fig. 1.6.  Realization of some active elements using UCC. 
The UVC [23] is a 6
_
port active element with one voltage input X, two difference current 
inputs (Y+, Y
_
), two mutually inverse voltage outputs (Z+, Z
_
), and one auxiliary port W that 
is used to determine the generation of the voltage conveyor. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1.7.  Realization of voltage conveyors and other active elements using UVC. 
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Voltage conveyors can be used with advantage in frequency filters or oscillators working 
in VM; all types of the voltage conveyors have one or more voltage output terminals. 
However, by proper  interconnection or grounding of the UVC terminals, it helps to construct 
all existing types of voltage conveyors such as VCI+, VCI–, VCI+/–, VCII+,VCII–, VCII+/–, 
VCIII+, VCIII–, VCIII+/–, inverting_types of voltage conveyors such as IVCI+, IVCI–, 
IVCI+/–, IVCII+, IVCII–, IVCII+/–, IVCIII+, IVCIII– , IVCIII+/–, and other types with 
differential input such as DCVC+ or as it called (CDBA), DCVC–, and DCVC+/–.  Fig. 1.7 
depicts the realization of voltage conveyors and other active elements with help of UVC [23]. 
1.1.4 Sub_Conclusion 
Recently, interest in new active elements proposed to work in ASP has continuously been 
growing. This growing interest came from the benefits of these elements especially in large 
bandwidth and high slew
_
rates. Researchers are improving active elements based on the base 
blocks of VFA (Voltage Feedback Amplifier), CFA (Current Feedback Amplifier), OTA 
(Operational Transconductance Amplifier) and CC (Current Conveyor) [2]. Combinations of 
some active elements lead to new ones with more versatility. E.g. CFOA (Current Feedback 
Operational Amplifier) [36] is a combination of the CCII and VF (Voltage Follower). 
However, this chapter dealt with historical review of active elements. Describing in 
details the properties of active elements and how they are related to each other was shown. 
Moreover, exhibition of active elements based on UCC and UVC was included as well. 
 However, active elements that are supposed to be utilized in this thesis for implementing 
interesting applications are deeply described in the next section. 
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1.2 Low Voltage Low Power Techniques 
Admittedly, the perpetual trends in CMOS technology towards increasing density of 
components on chip, continuous down
_
scaling of processes and prolonging the battery 
lifetime of portable and battery
_
powered equipment have shifted the research towards the LV 
LP (Low Voltage Low Power) area. The term LV LP has taken a leading role in analog circuit 
research over the past decade. Such research involves finding promising ways of making the 
whole analog system work in LV LP area. Although the effort to reduce the voltage power 
supply to ever
_
lower values seems to be endless, the results achieved from this research are 
still controversial and fiercely debated. These controversial results have been coming up since 
the results achieved are not adequately balanced, i.e. the LV LP requirement can be fulfilled 
only at the expense of speed and accuracy of the circuit, and vice versa [5] and [6]. 
In other words, the LV LP techniques suffer from several disadvantages such as low 
transconductance value and bandwidth that limits their applicability for some applications. 
However, designers should allocate priority to the most important parameters of their designs 
[37].  
Actually, in modern LV LP analog circuit design the threshold voltages of standard 
CMOS technologies are an obstacle facing analog circuit designers. The threshold voltage 
values are not expected to be decreased much below what is available today. To overcome the 
threshold voltage, several MOST (MOSFET Transistor) design techniques exist for LV LP 
analog circuit design. However, only a few of them have found their way in modern designs, 
for instance, MOSTs operating in the sub
_
threshold (weak inversion) region, level shifter 
techniques, self
_
cascode structures, BD (Bulk Driven) technique, FG (Floating Gate) 
approach and QFG (Quasi Floating Gate) [38] and [39].  
After all, healthcare devices move towards portability and these devices even monitor 
patients all day long; the LV LP properties are required to improve battery longevity. 
Moreover, biological signals are characterized by their low amplitude and low frequency 
range, i.e. in range of micro up to millivolts and in range of fraction of a hertz to several 
kilohertz, respectively [40], [41] and [42]. In other words, biomedical applications are good 
examples for LV LP applications. 
It is essential to point out that the lower transconductance value of BD, FG and QFG 
leads not only to lower bandwidth but also to higher input referred noise in comparison to GD 
(Gate Driven) MOST. Another issue is that the FG and QFG MOSTs can't process DC 
signals, since their input terminals are capacitively connected to the floating gate and quasi
_
 
floating gate, respectively. Also, due to the input capacitors the silicon area requirements of 
FG and QFG MOSTs are increased [38], [39], [43] and [44]. 
From the aforementioned obstacles, the idea to build up new techniques has come up in 
order to combine the advantages and eliminate the disadvantages of the BD, FG and QFG 
techniques [45]. These interesting techniques are named BD
_
FG (Bulk Driven
_
Floating Gate) 
and BD
_
QFG (Bulk Driven
_
Quasi Floating Gate) and they are created by combining the BD 
with either the FG or QFG techniques [46] and [47]. However, in this thesis the BD
_
QFG 
technique is utilized, since the BD
_
FG MOST suffers from undesirable drawbacks related to 
the FG MOST such as, large occupied area on the chip, initial charge trapped on the floating 
gate and lack of simulation models. However, in this chapter, discussion and explanation of 
LV LP techniques are included. 
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1.2.1 Bulk Driven Technique 
Due to the fact that the most significant part of analog circuit design is the input stage and 
because the BD technique overcomes the threshold voltage, the BD technique has been 
considered a promising way of realizing LV LP circuits. However, based on technology 
accessibility, low price, design simplicity and LP consumption, the BD technique has been 
chosen in this thesis to implement new design of some active elements [48] and [49]. 
The conventional MOST is actually a four
_
terminal device, i.e. drain (D), gate (G), 
source (S) and bulk (B). Depending on the type of used technology (i.e. N
_
, P
_
well or 
twin
_
tub) the bulk terminal is normally connected either to positive/negative supply voltage 
for PMOS/NMOS transistor, respectively, or to the transistor source terminal; In other words, 
the bulk terminal is ignored and not used as a signal terminal and hence a large number of 
possible MOS circuits are overlooked [50].  
The BD technique is based on the principle of utilizing the bulk terminal as the input 
rather than the gate terminal [51] and [52]. Simultaneously, a sufficient bias voltage is applied 
to the gate to form the conduction channel between the drain and the source. As a 
consequence, the threshold voltage obstruction no longer appears in the signal path and the 
common mode range is extended. In this manner, it is possible to expand the applicability of 
any analog cell to extremely LV environments. However, LV LP achieved by the BD 
technique can be obtained with little sacrifice of the circuit performance; where the gmb (bulk 
transconductance) is smaller than the gm (gate transconductance) i.e. which is about (3
_
5) 
times smaller than the gate transconductance. This drawback leads to reducing the amplifier 
gain and the GBW (Gain Bandwidth Product), also results in higher input
_
referred noise.  
Another drawback is the lower unity gain frequency (fT) caused by the smaller gmb on the one 
hand, and the higher input capacitance on the other hand. However, the effects of these 
drawbacks on the performance of these circuits could be alleviated with the help of 
appropriate circuit techniques used, for example, in the circuit proposed in this thesis. It 
should be noted here also that the BD
_
MOST is a depletion
_
type device, it can work under 
negative, zero, or even slightly positive biasing conditions [53] and [54]. 
N
_
MOST (P
_
well CMOS technology) is shown in Fig. 1.8 to illustrate its cross section 
with terminals: “D”, “G”, “S” “B” and “Sub”. It is worth mentioning here that the P_well 
CMOS technology enables to drive separately the bulk
_
terminals of only N
_
MOS transistors, 
since the P
_
MOS transistors share the same substrate.  
(b)(a)
D
S
B G
 
Fig. 1.8.  BD N_MOST: a) symbolic and b) cross_section. 
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However, circuits needed for processing biological signals are a typical and good 
example of LV, LP circuits due to the fact that the main features of biological signals are low 
amplitude and low frequency range. 
The BD
_
MOST technique was first presented in [53]. To demonstrate the BD principle, 
Fig. 1.9 shows  the common
_
source amplifier based on a conventional GD (a), and BD 
N
_
MOST (b), where W/L (MGD) = W/L (MBD) = 30 µm /1 µm, Vbias = 0.5 V, VDD = 0.8 V, Vss 
= 0, RC = 10 kΩ and VTH = 0.366 V. A p
_
well technology is considered here. 
outV
(a) (b)
VSS
inV
outV
VSS
Vbias
MGD MBD
RC RC
VDD VDD
inV
 
Fig. 1.9.  Common
_
source amplifier: conventional GD
_
NMOST (a), BD
_
NMOST (b). 
In the GD transistor MOST, the signal is applied to the gate terminal. The threshold 
voltage requirement appears as an obstacle facing the input signal. BD
_
MOST is based on a 
different method, where the signal is applied to the bulk
_
terminal after biasing the gate 
terminal to sufficient voltage, thus the threshold voltage in this set
_
up is removed from the 
signal path. In other words, in a conventional GD
_
MOST, the current is acquired when the 
gate
_
source voltage overcomes the threshold voltage, while in BD
_
MOST, gate
_
source 
voltage remains constant and the input signal is applied at the bulk terminal [53] and [54].  
 
Fig. 1.10. Drain currents versus gate_source voltage of GD_MOST and bulk_source of 
BD
_
MOST voltage. 
Fig. 1.10 shows the drain currents versus gate
_
source and bulk
_
source voltages of the 
N
_
MOSTs from Fig. 1.9. It is obvious that the drain current in a conventional GD
_
NMOST 
increases when the gate
_
source voltage exceeds the threshold voltage. In the BD
_
NMOST, the 
drain current flows when the bulk
_
source voltage is zero. The BD
_
MOST can work under 
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negative, zero or even slightly positive input (bulk
_
source) voltages. In other meaning, 
threshold voltage of BD has been removed. Conversely, the BD
_
PMOST operates under 
positive, zero and slightly negative input voltage. Hence BD
_
MOST is a very attractive 
technique in rail
_
to
_
rail applications [51] and [52]. 
In the BD
_
MOST technique, attention must be paid to the bulk-source voltage. This 
voltage value must not exceed the turn
_
on voltage of the bulk-source PN junction diode, 
which is around 400 mV, or else the bulk current starts increasing rapidly and latch
_
up occurs. 
This situation is shown in Fig. 1.11 for temperatures of 0, 27 and 60° C. 
Fig. 1.12 shows the small_signal equivalent circuits of the MOS transistors in Fig. 1.9. 
Howover, the MOST has two transconductances, the gm and the bulk transconductance gmb.  
The transconductance of GD_MOST (gm) which operates in strong inversion is given by:  
         )( Tgsm Vv
L
W
Kg                                                       (1.1) 
where W, L are channel width and channel length, respectively. Vgs is gate_source voltage, VT 
is the threshold voltage, K is the current gain factor of the used process. Nevertheless the 
relation between both transconductances is given by [11]: 
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Fig. 1.11. Bulk current versus bulk_source voltage of BD_MOST for temperatures of 0, 27 and 
60° C. 
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Fig. 1.12. Small_signal equivalent circuits of the common source amplifier based on: a) GD
_
 
NMOST, b) BD
_
NMOST presented in Fig. 1.9. 
where CBC, CGC and η are the total bulk channel capacitance, the total gate channel 
capacitance and the specific parameter, respectively. The value of the specific parameter η 
depends on bias conditions and on the technology used. γ is the body effect coefficient, φF is 
the Fermi potential and VBS is the quiescent bulk
_
source voltage. Thus, from the previous 
equation is notable that the gmb is smaller than the gm. However a Gm
_
C filter is a good 
example for the relative issue, where the positions of poles are determined by the ratio gm/C, 
because biological signals frequencies are substantially small, the poles must be at very low 
values and this can be achieved either by increasing the capacitance value (C) or decreasing 
the transconductance one (gm). However, scaling up the transistor dimensions W/L the 
transconductance is steadily increased. 
Fig. 1.13 (a) and (b) show the small signal equivalent circuit at high frequencies of the 
common source amplifier based on GD
_
NMOST and BD
_
NMOST, respectively. The 
capacitances Cbd, Cbs, Cbsub are bulk-drain, bulk
_
source and bulk
_
substrate parasitic 
capacitance, respectively. These parasitic capacitances are a result of well and substrate 
structure of the transistor [38], [39] and [48].   
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Fig. 1.13. Small signal equivalent circuit at high frequencies of the common source amplifier 
based on: a) GD
_
NMOST, b) BD
_
NMOST. 
The total bulk channel capacitance CBC  of the MOST is given by: 
jBC WLCC  ,  (1.3) 
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where Cj is the zero bias junction capacitance and it is given by: 
               si
si
j
t
C

 ,      (1.4) 
where εsi is the permittivity of silicon, and tsi is the thickness of the depletion layer between 
the channel and the bulk. This thickness depends on the voltage across the depletion layer VBS 
and on the doping level NSUB of the well. 
The total gate channel capacitance CGC of the MOST is given by: 
            OXGC
WLCC  ,  (1.5) 
where the width of the gate is denoted W and its length L. 
COX is the oxide capacitance per unit area and it is given by: 
               OX
OX
OX
t
C

 ,  (1.6) 
where εOX is the dielectric permittivity, and tOX is the oxide thickness. 
It is worth noting here that on the one hand the silicon oxide permittivity is three times 
smaller than that of silicon, on the other hand, the value of tsi is much higher than tox and as a 
consequence the value of CBC is less than the value of CGC [38], [39] and [48].  . 
The output resistance ro and output conductance go for GD and BD
_
MOSTs are identical 
and given by: 
DSsato
o
Ig
r

11
 ,  (1.7) 
where λ is the channel length modulation coefficient and IDSsat is the drain source current in 
saturation [55], [56] and [57]. 
The fT (unity gain frequency) or the so
_
called (transition frequency) is defined as the 
frequency where the magnitude of the short circuit, common
_
source current gain falls to unity. 
However, the fT for GD and BD
_
MOST is respectively given by: 
GS
m
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C
g
f
2
,  ,  (1.8)    
where CGS is the gate source capacitance, and 
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,
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mb
BDT
CC
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
,  (1.9) 
here, CBS is the bulk source capacitance, and CB-SUB is the bulk substrate parasitic capacitance. 
From (7) and (8) the relation between both unity gain frequencies is given by: 
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From (1.10) it is evident that fT ,BD is degraded due to the lower value of gmb on the one 
hand, and the higher value of the input capacitance on the other [58], [59] and [60]. 
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The input referred noise power spectral density of GD
_
MOST is expressed by:  
2
2
2
, )(
m
ni
GDnoise
g
i
fv 
                                             
(1.11)
 
 
where 2nii  is the total drain current generated by noise sources and its unit is A
2
. 
The relationship between the inputs referred noise power spectral density of BD
_
 and 
GD
_
MOST is given by: 
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From (1.12) it is obvious that the BD
_
MOSTs suffer from the higher value of input 
referred noise. However, the disadvantage of higher input referred noise can be traded off for 
the advantage of wide range of rail
_
to
_
rail based on the type of application [38], [39] and [48].   
However, the following points summarize the benefits of using BD [61]: 
 May be obtained by using the conventional MOST. 
 The threshold voltage requirement is totally removed. 
 Very attractive technique in rail_to_rail applications; BD_NMOST works under 
negative, zero and slightly positive input voltage. On the contrary, the BD
_
PMOST 
operates under positive, zero and slightly negative input voltage. 
 Can process both DC and AC signal. 
 
Whilst, the following points summarize its obstacles: 
 Smaller transconductance (gmb) and transition frequency (fT) in comparison with GD 
parameters.  
 Higher (input referred noise power spectral density) in comparison with GD 
parameter. 
 In the area where both PMOS and NMOS are needed to be utilized as BD transistors, 
twin well process is needed. However, this can be accomplished at the expense of 
higher cost process and larger chip area. 
 When bulk_source voltage exceeds the turn_on voltage of the bulk_source PN junction 
diode thus the bulk current starts increasing rapidly and latch
_
up occurs. 
1.2.2 Floating Gate Technique 
FG
_
MOSTs are being used to reduce the supply requirement in a number of new and 
interesting analog applications. The first well
_
known application of the FG
_
MOST was to 
store data in EEPROMs, EPROMs and FLASH memories. The FG
_
MOST can be fabricated 
in all CMOS technologies, although a double poly CMOS technology is preferred. These 
devices are showing potentials for ASP, where they may find many applications [62], [63] 
and [64]. Several active elements in the VM have been designed using the FG technique, such 
as Op Amp [65], OTA [66], [67] and [68], Transconductors [69], class AB output stage for 
CMOS Op
_
Amps [70] and others [71]. The transconductance of a FG transistor is smaller 
than the gate transconductance resulting in lower bandwidth. However, circuits needed for 
processing biological signals are a typical and good example of LV, LP circuits due to the fact 
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that the main features of biological signals are low amplitude and low frequency range. 
The FG technique is based on standard MOST and CMOS process technologies [64]. The 
N
_
input FGMOS transistor is characterized by the fact that the gate electrode which extends 
over the channel is left floating; two or more control gates are formed over this electrode 
using a second poly layer [64]. In other words, the gate in FG
_
MOST is fabricated using the 
poly1 layer and is left floating, since it is surrounded by insulator layers (SiO2). Two or more 
control gates (Gin, Gbias) are formed using the second poly layer and capacitively coupled to 
the FG.  
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Fig. 1.14. FG_NMOST, a) symbolic, b) equivalent, c) layout. 
Fig. 1.14 shows the symbol of a two inputs FG
_
NMOS transistor. The equivalent circuit 
and simplified layout are shown in Fig. 1.14 (b) and (c), respectively, where the capacitive 
coupling between the two input gates and the floating gate is illustrated.  
The FG voltage is given by: 
   in in bias bias GD D GS S GB B FGFG
TOTAL
C V C V C V C V C V Q
V
C
    
                         (1.13) 
where QFG is the residual charge trapped at the FG during the fabrication process; Factually, 
FG is surrounded by high quality isolation, thus, any electrical charge injected onto this gate 
is retained for several years, causing DC offsets. However, this charge may be eliminated by 
using solutions such as ultraviolet (UV) light, tunnel effect, hot electron injection, Fowler
_
 
Nordheim (FN) tunneling, or forcing an initial condition with a switch [63]. 
The CGD, CGS, and CGB denote the parasitic capacitances from gate to drain, source and 
bulk, respectively. 
CTOTAL is the total capacitance, and it is given by: 
 TOTAL in bias GD GS GBC C C C C C        (1.14) 
where CGD, CGS, and CGB denote the capacitances from gate to drain, source and bulk, 
respectively. If the input capacitances are chosen such that their sum is much larger than the 
parasitic capacitances then:  
1 2FG in biasV kV k V      (1.15) 
where:    
TOTALin CCk /1   and TOTALbias CCk /2   
are the equivalent input weights. 
The equivalent threshold voltage of Gin is given by [64]: 
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where VT is the threshold voltage of the conventional GD
_
MOST. 
Eq. (1.16) shows that the equivalent threshold voltage of FG
_
MOST (VT,equ) is smaller 
than the threshold voltage of conventional GD
_
MOST (VT). However, the value of the VT,equ 
can be decreased with suitable values for k1, k2  and  Vbias. 
The effective transconductance is given by [64]:   
                                          m
TOTAL
in
meffm g
C
C
gkg  1,     (1.17) 
Eq. (1.17) shows that the value of gm,eff  could be increased either by increasing the gm or 
by increasing the ratio of  Cin/CTOTAL. However, this can be done at the cost of increasing the 
power consumption and the occupied chip area.    
The effective output conductance is [64]: 
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    (1.18) 
The effective output conductance of the FG
_
MOST is larger than the output conductance 
of the GD
_
MOST, because of DC and AC feedback from drain to floating gate through CGD. 
However, Eq. (1.18) shows that the value of go,eff  can be decreased mainly by decreasing the 
output conductance of the MOST.  
The equations of drain current for n
_
channel FG
_
MOST can be obtained by modifying 
the equations of the conventional MOST. The drain currents in ohmic and saturation regions 
are respectively given by: 
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where µn is the electron mobility, Cox is the gate
_
oxide capacitance per unit area and (W/L) is 
the aspect ratio of the transistor. 
The transition frequency equation of FG
_
MOST is given by:  
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It is obvoius that the fT of FG
_
MOST is less than the GD
_
MOST one; hence FG
_
MOST 
has smaller bandwidth than GD
_
MOST.  
The relationship between the input referred noise power spectral density of FG
_
MOST 
and GD
_
MOST is given by: 
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The above mentioned equations show the disadvantages and advantages of the 
FG
_
MOST compared with the conventional GD
_
MOST. There is a notable undesirable 
reduction of the input transconductance and output resistance. The required input capacitors 
significantly increase the occupied chip area. The input equivalent noise is higher since the 
input signals at the FG are attenuated by factor k1. However, the equivalent threshold voltage 
is reduced and the input voltage swing is increased, this makes FG
_
MOST devices ideal for 
implementation of ultra
_
LV circuits. 
Fig. 1.15 shows a common
_
source amplifier: FG
_
MOST (a) and conventional GD
_
MOST 
(b). Depending on the applied bias voltage Vbias on the floating terminal the threshold voltage 
level of the MOST is shifted. ). As it is clarified in Fig. 1.15, a proper bias voltage Vbias is 
applied at one of the control gates Gbias through large value capacitance, which is able to shift 
the threshold voltage. The input signal is applied at the second control gate Gin and modulates 
the inversion layer, thus controls the drain current. 
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Fig. 1.15. Common
_
source amplifier: FG
_
NMOST (a) and conventional GD
_
MOST (b). 
Fig. 1.16 shows the drain currents versus gate
_
source voltages of the FG and GD NMOS. 
It is worth noting that the threshold voltage requirement could not only be reduced but even 
removed from the signal path, which makes the FG technique one of the most attractive 
methods for LV design [61]. 
   
Fig. 1.16. Drain currents versus gate_source voltages of the FG and GD_NMOST. 
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For illustration the features of FG
_
MOST in numerical values: FG
_
MOST in Fig. 1.14 
has W/L = 1µ/0.5µ, Cbias = Cin = 0.2 pF, the CGD = 0.8 fF, CGS = 0.8 fF, CGB = 5 aF, VT  = 0.366 
V, gm,FG = 22.4 µS, go = 0.227 µS. 
Substituting these values into (1.13) to (1.18) yields the values: CTOTAL = 0.401 pF ≈ 
Cbias+Cin, k1 = k2 = 0.2 pF/0.4 pF = 0.5 
The equivalent threshold voltage is: VT,equ = (0.366-0.5*0.5)/0.5 = 0.232 V, for Vbias = 
0.5V, VT,equ = (0.366
_
0.8*0.5)/0.5 = 
_
0.068 V, for Vbias = 0.8 V 
It is worth noting here that the values of the equivalent threshold of FG
_
MOST could be 
lowered and even negative for different bias voltages.    
The effective transconductance is: gm,eff = 0.5 gm,FG  = 11.2 µS    
The effective output conductance: go,eff  = 27.2 µS 
The equations and numerical values show the advantages and the disadvantages of the 
FG
_
MOST compared with the conventional GD
_
MOST. The equivalent threshold voltage is 
reduced but there is also a notable undesirable reduction of the input transconductance and the 
output resistance. 
Fig. 1.17 shows the small signal equivalent circuit at high frequencies of the common 
source amplifier based on FG
_
NMOST. 
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Fig. 1.17. Small signal equivalent circuit of the common source amplifier based on FG_NMOST. 
However, the following points summarize the benefits of using FG [62]: 
 Capable to be used in Ultra_LV LP applications.  
 Possibility of multi input FG terminals. 
 Threshold voltage can be shifted according to the application’s requirements.  
 Can be fabricated in any MOS technology, although for better performance double 
poly technology is recommended.  
Whilst, the following points summarize its obstacles: 
 Lacks of simulation models, as well the simulator programs don’t accept the 
floating node; the most popular solution is to connect extremely high resistor in 
parallel with the FG input capacitors. 
 Smaller effective transconductance (gm.eff) and transition frequency (fT) in 
comparison with GD parameters.  
 Larger area is occupied on the chip over the conventional GD_MOST, since the 
bias and input capacitances have relatively high values. 
 Uncertain amount of cumulative initial charge in the floating gate.  
 FG is surrounded by high quality isolation, thus, any electrical charge injected onto 
this gate is retained for several years, causing DC offsets 
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 Higher (input referred noise power spectral density) in comparison with GD 
parameter. 
1.2.3 Quasi Floating Gate Technique 
The effective threshold voltage of the FG
_
MOST can be lowered from its conventional value 
using an appropriate bias voltage to be applied at one of its input terminals through a large 
value capacitance. Unfortunately, this large capacitance leads to an increase in the silicon area 
and a reduction of the effective transconductance and GB (Gain Bandwidth) product [72] and 
[73]. Besides, FG can trap a significant amount of residual charge during the fabrication 
process, which may cause DC offsets if it is not removed using additional processing. Hence 
the QFG technique appears to be an alternative approach to overcome the above mentioned 
drawbacks of FG MOST and thus the initial charge is no longer an issue [64] and [73].  
A variety of recent research describe various attractive implementations of the QFG
_
 
MOST technique in signal processing LV LP applications [72] and [74]. Several LV active 
elements have been designed utilizing the QFG, such as the current mirror [72], differential 
amplifier [75], OTA [73] and [76], CCII [74], and others.  
Similarly to FG
_
MOST, the QFG
_
MOST can also be fabricated in all CMOS 
technologies, nevertheless, the double poly technology is recommended to acquire better 
results. Fig. 1.18 (a) shows the symbol of a single input QFG
_
NMOS transistor that is used in 
our design of the proposed circuit [44].  
The floating gate of the QFG
_
MOST is weakly connected to a proper bias voltage using a 
large value resistor Rlarge, which is usually implemented by a large resistance of a 
reverse
_
biased junction of a diode
_
connected MOS transistor (MR) operating in the cutoff 
region as shown in Fig. 1.18 (b). The equivalent circuit of Fig. 1.18 (b) is shown in Fig. 1.18 
(c). However, Fig. 1.18 (d) shows the layout. 
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Fig. 1.18. Single input QFG_MOST a) symbolic with Rlarge, b) symbolic with MR, c) equivalent 
circuit of (b), d) layout. 
The input terminal (Gin) is capacitively coupled to the QFG just like in the FG
_
MOST 
case, but the DC gate voltage is set to Vbias independently of the DC level of the input voltage. 
Concerning the AC voltage at the QFG, it is in the s
_
domain [64]: 
        
)(
1
BGBSGSDGDinin
totallarge
large
QFG VCVCVCVC
CsR
sR
V 

             (1.23) 
where Ctotal is the total capacitance, and is given by: 
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      GDGBGSGDintotal
CCCCCC               (1.24) 
where CGD, CGS, CGB denote the capacitances from gate to drain, source and bulk, espectively. 
GDC   denotes the capacitances from gate to drain of the MR transistor.  
The relation between the effective transconductance of the QFG MOST (gm,eff) and the 
transconductance of MOST (gm) is given by:  
   
mm
TOTAL
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effm gg
C
C
g )6.05.0(,                        (1.25) 
However, the gm,eff  of QFG
_
MOST is larger than the gm,eff  of FG
_
MOST, but still smaller 
than the transconductance of  conventional GD
_
MOST. 
As can be observed from (1.23), the input is a high pass filter with cut
_
off frequency:  
                      TOTALlarge
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                                      (1.26) 
The value of the cut
_
off frequency is very low, in the range of sub
_
hertz, as long as Rlarge 
remains large enough (in the order of Giga
_
Ohms); in order not to influence the circuit 
operation at the lowest required frequency [45, 49]. However, this equation confirms the 
incapability of QFG to process DC signals. 
The effective output conductance of QFG
_
MOST is: 
          
om
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The equation shows that the effective output conductance of QFG
_
MOST is greater than 
the effective output conductance of FG
_
MOST, and it is given by the same form of the 
FG
_
MOST conductance.  
The transition frequency of QFG can be expressed by:  
T
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The relationship between the input referred noise power spectral density of QFG
_
MOST 
and GD
_
MOST is given by: 
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It is obvious from this equation that the relation between QFG
_
MOST and GD
_
MOST in 
term of (input referred noise power spectral density) is the similar to FG
_
MOST and 
GD
_
MOST since the input signal path in both MOSTs is the same. However, QFG
_
MOST 
suffers from higher input referred noise than GD
_
MOST but still smaller than FG
_
MOST 
since FGTOTALQFGTOTAL CC ,,   
In general, attention must be paid to a drawback of the QFG technique that could arise in 
feed
_
forward applications. The gate voltage of the QFG
_
MOST (VG) must not exceed the rail 
by more than the cut
_
in voltage of the p
_
n junction diode
_
connected MOST realizing the Rlarge, 
so that it does not become forward
_
biased [64]. However, this drawback is not the case of our 
proposed circuit [44].  
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Fig. 1.19. Common_source amplifier: conventional GD (a) and QFG_MOST (d). 
Fig. 1.19 shows the principle of the common
_
source amplifier based on a conventional 
GD
_
MOST (a) in comparison with the QFG
_
MOST (b), whereas their drain currents versus 
gate
_
source voltages are shown in Fig. 1.20.  
 
Fig. 1.20. Drain currents versus gate
_
source of GD
_
MOST and QFG
_
MOST voltages. 
It is obvious that the drain current in a conventional GD
_
MOST increases when the 
gate
_
source voltage exceeds the threshold voltage. This is not the case of the QFG
_
MOST, 
where the threshold voltage is completely removed from the signal path and the 
transconductance value is almost the same as for the conventional MOST. 
Fig. 1.21 shows the small signal equivalent circuit at high frequencies of the common 
source amplifier based on QFG
_
NMOST; the floating gate
_
bulk capacitance is ignored, 
because it has no influence on signal path.  
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Fig. 1.21. QFG_MOST: small signal model. 
However, the following points summarize the benefits of using QFG [44]: 
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 Occupied chip area is smaller than FG_MOST. 
 No initial charge trapped at the floating gate. 
 The effective transconductance (gm,eff) and transition frequency (fT,QFG) of QFG are 
relatively higher than the effective transconductance (gm,eff ) and transition 
frequency (fT,FG) of FG
_
MOST, but they are still smaller than the transconductance 
and transition frequency of the conventional GD
_
MOST.  
Whilst, the following points summarize its obstacles: 
 Floating gate voltage must not exceed the cut_in voltage of the p_n junction of the 
diode connected transistor MR.  
 Effective output conductance is bigger than the effective output conductance of 
FG
_
MOST and the output conductance of GD
_
MOST.  
1.2.4 Bulk Driven_Floating Gate and Bulk Driven_Quasi Floating Gate  
The BD, FG and QFG techniques suffer from some limitations. The transconductance value 
of the QFG (gm-QFG), FG (gm-FG) and of the BD (gmb) transistors are less than the 
transconductance value of the conventional GD transistor (gm) , respectively, i.e. gm > gm-QFG 
> gm-FG > gmb. The FG and QFG MOSTs can process only AC signals; hence the DC 
applications for these two techniques are overlooked.    
Therefore, new two techniques appear as promising way to suppress the limitations of the 
upper mentioned techniques [45], [46] and [47]. The new two techniques are named as 
(BD
_
FG) and (BD
_
QFG) and they ensure high transconductance value close to the 
transconductance one of the conventional GD transistor, extended input voltage range, low 
input referred noise, high bandwidth and they enable the capability of processing both of AC 
and DC signals, all under ultra
_
LV supply [45], [46] and [47].  
To illustrate the principle of the BD
_
QFG MOST using N
_
well technology, Fig. 1.22 
shows its symbol and the realization in MOS technology. 
As shown in Fig. 1.22 (a) the bias
_gate “Gbias” must be connected to a suitable bias 
voltage through a large resistor value “Rb” which is practically realized by MOST operating in 
the cutoff region “Mb” as shown in Fig. 1.22 (b). The input terminal “Gin” is capacitively 
coupled via Cin to the QFG terminal from one side and directly coupled to the bulk terminal 
from other side. As a result the total transistor transconductance (gm,BD-QFG) is increased [44, 
45]. The BD
_
QFG MOST transconductance is given by the sum of BD and QFG 
transconductances i.e.: 
        QFGmmbQFGBDm
ggg ,,     
           (1.30) 
Consequently, the transient frequency is also increased:     
)(2 GSSUB-BBS
QFGBDm,
QFGBDT,
CCC
g
f





                 (1.31) 
where gmb and gm,QFG are the bulk transconductance and the effective transconductance of the 
BD
_
QFG MOST, respectively. Also, CBS, CB-SUB and CGS are the bulk
_
source, bulk
_
substrate 
and the gate
_
source capacitances of the MOST, respectively.  
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Fig. 1.22. BD_QFG MOST: symbol (a) and realization in MOS technology (b). 
It should be noted that the transition frequency of (BD
_
QFG) is also affected adversely 
by the parasitic capacitance CB
_
SUB like in the BD technique. Therefore, if a specific 
application requires higher transition frequency then SOI (Silicon on Insulator) technology is 
recommended, since the influence of the parasitic capacitance is eliminated in this technology 
[45], [46] and [47].   
Assuming that the “S” terminals of BD_QFG MOSTs at Fig. 1.22 is grounded then their 
small
_
signal model is presented in Fig. 1.23 (a). 
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Fig. 1.23. Small_signal models for BD_QFG MOSTs.   
It is worth mentioning here that that total capacitance seen from the FG
_
MOST is higher 
than the one seen from QFG, because the value of Cbias in FG is usually larger than gate
_
drain 
capacitance of the MR in QFG. This results in the transconductance of the QFG
_
MOST being 
larger than FG
_
MOST, also the transconductance of the BD
_
QFG MOST is larger than 
BD
_
FG MOST. 
Tab. 1.4 shows relations for transconductance, threshold voltage, output conductance, 
and transient frequency of the GD, BD, FG, QFG, BD
_
FG and BD
_
QFG MOSTs operating in 
saturation region [45], [46] and [47].  
To demonstrate a comparison study between the previously mentioned techniques and 
the novel techniques Fig. 1.24 shows a principle of the common
_
source amplifier based on a 
GD MOST (a), BD
_
MOST (b), FG
_
MOST (c), and QFG
_
MOST (d), in comparison with the 
novel BD
_
FG MOST (e) and BD
_
QFG MOST (f), as an example [45], [46] and [47]. 
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Tab. 1.4.  Relations of transconductance, threshold voltage, output conductance and transient 
frequency for GD, BD, FG, QFG, BD
_
FG, and BD
_
QFG MOSTs operating in saturation 
region. 
 Transconductance Output conductance Threshold voltage Transient frequency 
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Fig. 1.24. Common_source amplifier based on: conventional GD (a), BD (b), FG (c), QFG (d), 
BD
_
FG (e), and BD
_
QFG (f) MOSTs.    
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 Fig. 1.25 shows the drain currents versus gate
_
source of GD
_
MOST, bulk
_
source of 
BD
_
MOST, gate
_
source of FG
_
MOST, gate
_
source of QFG
_
MOST, gate
_
bulk
_
source of 
BD
_
FG
_
MOST and BD
_
QFG
_
MOST voltages of N
_
MOSTs from Fig. 1.24.  
 
Fig. 1.25. Drain currents versus gate-source of GD MOST, bulk-source of BD MOST, 
gate
_
source of FG
_
MOST, gate
_
source of QFG
_
MOST, gate-bulk-source of BD
_
FG
_
MOST 
and BD
_
QFG
_
MOST voltages of N
_
MOSTs from Fig. 1.24 
It is obvious that the drain current in a conventional GD_MOST increases when the 
gate
_
source voltage exceeds the threshold voltage. In BD_MOST, the gate_source voltage is 
biased on a constant voltage Vbias and the input signal Vin is applied at the bulk
_
terminal, thus 
the threshold voltage in this set
_
up is removed from the signal path. In the FG
_
MOST and 
QFG
_
MOST, the bias
_
gate is set on bias voltage whereas the input_gate is used for the input 
signal; here the threshold voltage could be decreased or completely removed from the signal 
path. For BD
_
FG MOST and BD
_
QFG MOST the threshold voltage is completely removed 
from the signal path and the transconductance value is closed or slightly lower to the 
conventional MOST [45], [46] and [47].     
However, the aim of this principle is to present new technique for analog circuit design 
implementation able to compete with pleasurable behaviors of the conventional gate driven 
transistor “in terms of high frequency range” with extra benefit that the whole circuit is 
working under LV LP area. In other words, (LV LP consumption) and the (wide dynamic 
range) simultaneously are the main attractive features of the proposed technique. 
It is worth mentioning here that the presented technique was registered as a national 
utility model application by Industrial Property Office in the Czech Republic. In addition, it 
was also registered as a patent [45] and [46]. Moreover, it was also published in international 
journal with impact factor [47].  
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1.2.5 Sub_Conclusion  
LV LP operation capability becomes an essential demand for IC design in order to ensure 
reliable functioning of devices; prevent overheating caused by increasing density of 
components per unit area, and  in case of battery
 
powered equipment to prolong the battery 
life. In order to reduce power dissipation, the supply voltage has to be scaled down, although 
reduced supply voltages do not necessarily lead to lower power dissipation in analog circuit 
concepts. 
In order to achieve an excellent performance of analog circuits, the input and output 
voltage swing capability should be extended, preferably to obtain rail
_
to
_
rail input and output 
operation capability. However, to achieve this, the threshold voltage of MOST needs to be 
reduced. Indeed, the threshold voltage does not scale down with reducing supply voltage of 
standard CMOS technologies; hence analog designers face many difficulties and challenges 
due to the limited voltage headroom. 
It is essential to point out that the lower transconductance value of BD, FG and QFG 
leads not only to lower bandwidth but also to higher input referred noise in comparison to 
GD
_
MOST. Another issue is that the FG and QFG
_
MOSTs can't process DC signals, since 
their input terminals are capacitively connected to the FG and QFG, respectively. Also, due to 
the input capacitors the silicon area requirements of FG and QFG MOSTs are increased. 
From the upper mentioned drawbacks, the idea of new two techniques has appeared in 
order to combine the advantages and eliminate the disadvantages of the BD, FG and QFG 
techniques [47]. These interesting techniques are named BD
_
FG and BD
_
QFG and they are 
created by combining the BD with either the FG or QFG techniques [45] and [46]. However, 
in this work the BD
_
QFG technique is used, since the BD
_
FG MOST suffers from undesirable 
drawbacks related to the FG
_
MOST such as: large occupied area on the chip, initial charge 
trapped on the FG and lack of simulation models. 
1.3 Filter and Oscillator Concepts 
Filter circuit plays a significant role in analog and digital signal processing and their aim is to 
process a signal in a specified band of frequencies. However, first proposed filters employing 
op
_
amps suffer from the well
_
known limitations of op
_
amp
_
based circuits such as frequency 
limitations, the use of a big number of passive elements and lack of electronic tuning. 
Therefore, to eliminate these disadvantages, active elements have appeared to be used for 
filter design [77] and [78]. 
Based on the nature of components employed in the analog filter realizations, the filter is 
classified to be passive if employs resistors, capacitors and inductors, and does not employ 
any active element. However, active filter can still contain passive elements, but at least one 
active element should exist in its realization [77] and [78]. 
In practice all the active and passive components employed in the filter circuit deviate 
from their original values due to the environmental effects of temperature and humidity etc. 
However, the practical solution of the aforementioned problem is to design the circuit to be 
less sensitive to variation in parameters. A parameter referred as sensitivity is defined to 
account for change in the response to the incremental changes in the elements of the circuit 
components such as resistance, capacitance and parameters of active elements [79] and [80]. 
A sensitivity study gives an important index of the performance of the circuit. The formal 
definition of sensitivity is: 
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

                                             (1.32) 
where F represents one of ω0, Q, BW and x represents any parameter of passive elements (C, 
R) or active parameter (gm).  
Usually the circuit has low passive and active sensitivities when the sensitivity is less than 
unity in absolute value [79] and [80].  
The following parameters are significant in filter design: 
 Frequency band/ range. 
 Number of active elements/ passive components. 
 Sensitivity. 
 Quality factor. 
 Noise. 
 Power consumption. 
 Signal distortion. 
 Phase characteristics. 
AP (All Pass) filters are generally used for introducing a frequency dependent delay 
while keeping the amplitude of the input signal constant over the desired frequency range, and 
this what oscillator actually needs. The delay or phase shifting of the first all pass filters is 
ranging from 0° to 180° or from 180° to 0° . 
Nowadays, in field of electronic devices the highest attention is paid on such second 
order filter structures that can provide filter responses, i.e. LP (Low Pass), HP (High Pass), 
BP (Band Pass), BS (Band Stop) or as so
_
called BR (Band Reject) and AP (All Pass) filter 
responses without changing the circuit topology. Filter providing (LP, HP and BP) responses 
is called multifunction filter, while filter providing all filter responses is called universal 
filters. Probably the best known multifunction filtering structure is the KHN (Kerwin–
Huelsman–Newcomb) [79] and [80]. 
An oscillator is an electronic circuit that generates an alternating current/voltage signal. 
There are many different designs and types of oscillators, e.g. harmonic oscillator and 
relaxation oscillator. Generally an oscillator consists of amplifier and feedback connected in a 
loop, so the amplifier output signal returns to its input. When the output signal arrives to 
amplifier input without changing in amplitude or phase, then sufficient condition for 
oscillation is achieved. However, the filter with very low THD (Total Harmonic Distortion) 
can be a part of oscillator implementation [81], [82] and [83].  
QO (Quadrature Oscillators) produce two sinusoidal signals, one of which has a 90° 
phase shift relative to the other. They are important units used in various telecommunication 
and instrumentation systems e.g. for quadrature mixers, single sideband generators, in vector 
generators or selective voltmeters, etc [81], [82] and [83].  
One of methods to obtain a QO is by using two AP filter (inverting and non
_
inverting) 
cascaded in a loop. Another method is by using two integrators cascaded in a loop as well. AP 
filter and lossless integrator cascaded in a loop is also a way to obtain a QO. 
Fig. 1.26 illustrates the method of (two integrators cascaded in a loop) where AGC is the 
Automatic Gain Control [84]. 
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Fig. 1.26. Basic principle of two_integrator based QO. 
In second order filter there are two main features which must be taken into account, the 
ω0 (Pole Frequency) and the Q (Quality Factor). While in oscillator the two main features are 
OC (Oscillation Condition) and OF (Oscillation Frequency).  
However, the VM QOs are considered to be attractive when they fulfill the following 
requirements:  
 Independent control of the OC and the OF. 
 Capability of electronic tunability. 
 Quadrature output voltage waveforms are obtained from low impedances 
terminals; hence no buffering units are necessary. 
 Minimum number of active elements. 
 Minimum number of passive elements and all of them grounded. 
There are many synthesis methods to synthesis and implement an oscillator. The 
preferable one is the SFG (Signal Flow Graph). 
SFG was originally implemented by Mason in year 1953 for describing and solving 
linear circuits. Then the Coates graph has appeared. Afterward (Mason
_
Coates graph) has 
appeared as a combination of the aforementioned methods [85].  
Some oscillators can ideally be expressed by a second order characteristic equation as 
follows: 
2 2
0D CE s bs                  
(1.33) 
where, b is the bandwidth and ω0 is the natural frequency. 
From characteristic equation usually the OC and the OF can be obtained as follows, b = 0 
is oscillation condition, ω0 is oscillation frequency. 
This characteristic equation can be obtained from SFG by: 
      
( ) ( ) ( ) ( ) ( ) ( )
1 1 2 2 3 3 .....
k k l l m m
k l m
D CE V S V S V S V         
                  
(1.34) 
where, V is the product of the self
_
loops, S1
(k)
 is the transfer of the k
th
 oriented loop, and V1
(k)
 
is the product of all self
_
loops not
_
touching the kth oriented loop, S2
(l)
 is the transfer product 
of two not
_
touching oriented loops, and V2
(l)
 is the product of the self
_
loops not
_
touching the 
l
th
 oriented loops [85].  
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1.3.1 Sub_Conclusion  
Frequency filters and sinusoidal oscillators are linear electric circuits that are used in wide 
area of electronics and also are the basic building blocks in ASP. The analog frequency filters 
are the most often used as anti
_
aliasing video filters in the analog sections of high
_
speed data 
communication systems or for signal processing in wireless LANs [86], in IF (Intermediate 
Frequency) receiver stages of the GSM cellular telephones [87], in receiver baseband blocks 
of modern radio systems, in hard
_
drive communication interfaces, measurement systems [88], 
automotive industry, or in piezoresistive pressure sensors [89]. Oscillators also represent an 
important unit in many telecommunication, instrumentation and control systems [90]. 
However, many interesting filters and oscillators are included in this thesis to confirm the 
workability of the CMOS design of presented active elements. 
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2 THESIS OBJECTIVES AND RESULTS 
In the last decade, massive number of active elements were designed and introduced in area of 
ASP. However, designers still aim to develop new active elements or even improve the 
characteristics of the old ones to achieve better features than their counterparts. These better 
features can be described as higher
_
frequency performance/ inherent signal bandwidths, 
greater linearity, wider dynamic range, lower supply voltages, lower power consumption and 
simplicity in designing. Therefore, the main objective of this thesis is to implement and 
improve various types of active elements. 
In this chapter many concepts and techniques are utilized for implementing new design 
of active elements. For example, many LV LP techniques are used, circuits working in CM 
are used as well, etc. hence achieving the previously mentioned aims. 
Since conventional GD technique is still used, as well VM is still utilized in many ASP 
area then this thesis will cover them as well to become more versatile in terms of being 
containing a different number of principles/applications.   
However, to validate the functionality of active elements thus they are further utilized in 
this thesis for various interesting applications, i.e. filter and oscillator designs.  
2.1 New Design of Active Elements and Their Properties 
This sub
_
chapter presents new promising designs of well
_
known active elements, where most 
of them have been designed by utilizing LV LP techniques. The simulation results of these 
new structures appear to be superior compared to their counterparts based on the conventional 
GD technique or even on LV LP ones. The chapter mainly presents and illustrates an elegant 
approach to designing a CCII of good performance; the CCII was chosen as main active 
element in this thesis because it is considered as fundamental and versatile active one that can 
be used in massive number of applications, moreover, the CCII is the basic block of many 
other active elements.  
Moreover, defining new active element i.e. DBeTA based on BD is also one of the main 
contributions of this thesis. However, other active elements are exhibited as well. 
2.1.1 LV LP BD_CCII± Based on Folded Cascode OTA 
The CCII is a three
_
terminal device that was first presented by Sedra and Smith [8]. The ideal 
CCII± is defined by the following hybrid matrix:  
          



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



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

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Y
Z
X
000
010
001
V
I
V
I
I
V
                       
(2.1) 
where X, Y are the input terminals and Z+, Z
_
 are the output terminals. The impedance level 
of the X terminal is zero whereas the impedances of the Y, Z+, and Z
_
 terminals are infinity 
for ideal CCII±.  
A detailed model of non
_
ideal current conveyor is presented in [91], [92] and [93]. Fig. 
2.1 illustrates the non
_ideal model of the CCII± characterized by parasitic internal impedances 
of terminals and frequency dependent voltage (VF) and current (CF) follower.  
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Fig. 2.1.  Model of non_ideal BD_CCII±. 
This non
_
ideal model is characterized by the following matrix: 
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I
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j
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            (2.2) 
where j = 1, 2 for the positive and negative Z output, respectively. 
The parasitic impedance at terminal X has a resistive behavior at lower frequencies and 
an inductive behavior at higher frequencies. The total X terminal parasitic impedance ZX then 
consists of a serial combination of RX and LX.  
The value of LX can be determined by: 
              
3dBX,
X
X
2 

f
R
L

     (2.3) 
where fX,+3dB denotes the +3 dB cutoff frequency of ZX. 
At terminal Y, parasitic impedance ZY appears; it consists of a parallel combination of RY 
and CY. The RY is the value of the impedance at low frequency. The value of CY is then 
deduced from the 
_
3 dB cutoff frequency fY,-3dB.   
            
Y3dBY,
Y
2
1
Rf
C



     (2.4) 
At terminal Z+, parasitic impedance ZZ+ can be modeled as a parallel connection of 
resistance RZ+ and capacitance CZ+. Here, RZ+ is the value of the impedance at low frequency. 
The value of CZ+ is then deduced from the 
_
3 dB cutoff frequency fZ+,-3dB.  
         

 
Z3dB,Z
Z
2
1
Rf
C

      (2.5) 
At terminal Z
_
, parasitic impedance ZZ- can be modeled similar to the parasitic 
impedance of Z+, namely as a parallel combination of resistance RZ- and capacitance CZ-. 
Here, RZ- is the value of the impedance at low frequency. The value of CZ- is then deduced 
from the 
_
3 dB cutoff frequency fZ-,-3dB.  
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The voltage and current transfers of the BD
_CCII± are given by β(s) and αj(s): 
              



/1
)( 0
s
s


        
(2.7)
 
j
j
j
s
s



/1
)(
0

       (2.8)
 
where β0 and α0j  are the values of these transfers at low frequencies, ωβ and ωαj represent their 
corresponding poles. We can also write β0 = 1 − εv and α0j = 1 − εij, where εv and εij (|εv| << 1 
and |εij| << 1) represent voltage and current tracking errors of the BD
_CCII±, respectively. 
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Fig. 2.2.  High precision BD_CCII± based on dual output and one output BD_CCII+. 
The novel LV LP CCII± based on folded cascode BD_OTA is shown in Fig. 2.3. The 
folded cascode topology was chosen for the operational transconductance amplifier design 
due to its higher bandwidth and gain potential and also larger input common
_
mode range in 
comparison with the two
_
stage OTA topology.  
It is worth noting here that designers usually use the cross
_
coupled current mirror 
technique to obtain IZ
_
; however, the cross
_
coupled technique topology has a drawback due to 
fact that the Z+ and Z
_
 output currents have not a symmetrical path [94]. Hence, the topology 
of the BD
_CCII± which is used here is shown in Fig. 2.2. It consists of a dual_output 
BD
_
CCII+ (DO
_
BD
_
CCII+) and one
_
output BD
_
CCII+ used as current inverter to IX. Such 
type of implementation ensures a very high symmetry of the whole structure, allowing us to 
obtain accurate values of output terminal currents of the CCII±, i.e. Z+ and Z_. The accurate 
values of this implementation are obtained at the cost of slightly higher power consumption. 
Another topology using more than one CCII+ to obtain a CCII± is presented in [22]. 
However, if high parameter accuracy between the Z+ and Z
_
 terminals is not required, the 
cross
_
coupled current mirror technique can be easily implemented into our design without 
affecting the other parameters of X, Y, and Z+ terminals.   
The DO
_
BD
_
CCII+ consists of a folded cascode BD
_
OTA (M1
_
M11) with unity gain 
feedback used to obtain the unity gain buffer between the Y and X terminals [38]. The input 
stage of the BD
_
OTA consists of NMOS BD input transistors M1 and M2, where their gates 
are biased on VDD, which is sufficient to form the inversion layer under the gate. Transistors 
M6 and M7 provide a level shift function, and the cascoded current mirror (M8, M8c, M9, M9c) 
provides a differential to single
_
ended conversion.   
The folded version requires two additional current sources, M3 and M4, to provide the 
current necessary for the input and output branches. Transistors M10 and M11 form the second 
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stage of OTA. The second part of the DO
_
BD
_
CCII+ is a branch containing the transistors 
M12, M13 and M14, M15 which are identical transistors to M10 and M11, respectively. Due to the 
fact that the transistor gates (M11, M13, M15) and (M10, M12, M14) are tied together, the currents 
in branches (M11, M10), (M13, M12) and (M15, M14) are necessarily equal. The last part of the 
BD
_CCII± is one_output BD_CCII+ (M01
_
M013), which is used to create a replica of the X 
current (IX) but with opposite polarity (IZ
_
). It is obvious that the number of Z+ and Z
_
 
terminals can be arbitrarily increased by simply using the current mirror principle. Transistors 
Mb1
_
Mb3 and resistor R form the necessary current bias. 
 
Fig. 2.3.  CMOS implementation of the novel LV LP CCII± based on folded cascode BD_OTA [38]. 
A straightforward analysis of a small
_
signal equivalent circuit brings the following 
expressions for β0 and α0j [22]. The voltage transfer ratio β0 is: 
1
1 M2mb,
M1mb,
out2M10m,out12Mmb,
out2M10m,out1M1mb,
Y
X
0 


g
g
rgrg
rgrg
V
V
    (2.9) 
where rout1 and rout2 are the output impedances of the first and second stages of OTA, 
respectively, and are given by: 
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The current transfer ratios α01, α02 are:  
 1
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M12m,
01 
g
g
      (2.12) 
       1
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g
g
g
g
      (2.13) 
The impedance of the Y terminal of the proposed BD
_CCII± is very high, because the 
bulk of the MOS transistor is used as the input of the amplifier stage. The resistances of 
remaining terminals X and Z are as follows:  
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out1M10m,M1mb,
X
1
rgg
R                 (2.14) 
Due to the fact that the bulk transconductance is less than the gate transconductance, the 
BD
_CCII± suffers from higher RX in comparison with the conventional designs. However, the 
value of RX could be decreased by either increasing the gm,M10 or rout1 or both. A higher value 
of rout1 is achieved by using the cascoded current mirror (M8, M8c, M9, M9c) instead of a 
simple current mirror.  
        
M13o,M12o,
Z
1
gg
R

                (2.15) 
       
M013o,M012o,
Z
1
gg
R

                (2.16) 
where gm and gmb denote the gate and bulk transconductances of MOST, respectively. go is the 
output conductance of the MOST.  
However, since all transistors in the proposed circuit are designed to work in saturation, 
i.e. their gate
_
source voltage must be higher than the threshold voltage (Vgs > VT), the 0.18 µm 
CMOS technology was chosen in our circuit design. It offers a lower value of the threshold 
voltage (0.36 V for NMOST and 
_
0.4 V for PMOST) in comparison with (0.5 V for NMOST 
and 
_
0.68 V for PMOST) and (0.76 V for NMOST and 
_1V for PMOST) for 0.35 µm and 0.7 
µm CMOS technology, respectively. It is obvious from the aforementioned threshold voltages 
of the related technologies that it is not possible to keep all transistors in saturation using the 
0.35 µm or 0.7 µm CMOS technology with a supply voltage of ± 0.4 V.   
Tab 2.1 summarizes the main characteristics of the proposed LV LP BD
_CCII± circuit, 
whereas the optimal transistor aspect ratios obtained are given in Tab. 2.2.  
Tab. 2.1.  Simulation results of the LV LP BD
_
CCII± based on folded cascode BD_OTA. 
Characteristics Simulated results 
Power consumption 64 µW 
3 dB bandwidth IZ+/IX 13 MHz 
3 dB bandwidth IZ-/IX 12.5 MHz 
DC voltage range 
_
380 mV to +380 mV 
DC current range _7 A to +7 A 
Current gain IZ+/IX, IZ-/IX 1 
3 dB bandwidth VX/VY 14 MHz 
Voltage gain VX/VY 1 
Node X parasitic impedances: RX  / LX 27 Ω/ 860 μH 
Node Y parasitic impedances: RY  / CY 272 GΩ / 117 fF 
Node Z+ and Z
_
 parasitic impedances: RZ  / CZ 0.89 MΩ / 40 fF 
Measurement condition: VDD = +400 mV, VSS = 
_
400 mV, RZ+load = RZ-load = 100 Ω 
The simulation results of the proposed LV LP CCII± based on folded cascode BD_OTA 
are shown in Figs 2.4 to 2.12.  
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Fig. 2.4.  DC curves IZ+ and IZ- versus IX. 
Fig. 2.4 shows the IZ+ and IZ
_
 curves of the LV LP CCII±, simulated on condition that the 
Y terminal is grounded. Note that for positive input current IX, the boundary of linear 
operation is ca +7 A. However, this ±7 A range of linear operation is suitable for many 
applications that need extra low power consumption. Due to using DO
_
BD
_
CCII+ and one 
BD
_
CCII+ as presented in Fig. 2.2, this connection ensures high precision tracking of IX 
versus IZ+ and IZ- where the error is fairly below 0.94 nA as shown in Fig. 2.5.    
                        
Fig. 2.5.  Current errors: IZ+ 
_
IX and IZ-+IX. 
For the zero bias current of terminal X, the corresponding small
_
signal current gains are 
as follows: IZ+/IX = 
_
IZ-/IX = 1. The frequency responses of these gains are given in Fig. 2.6. 
The cutoff frequencies for the gains IZ+/IX and IZ-/IX are 13 MHz and 12.5 MHz, respectively. 
Figs. 2.7 and 2.8 show the frequency dependence of the parasitic impedances of Z+, Z
_
 
and X terminals. The low
 frequency values of these impedances are 0.89 MΩ, 0.89 MΩ and 
27 Ω, respectively, which are kept up to ca hundreds of kilohertz. Then the impedances of the 
Z+ and Z
_
 terminals decrease, whereas the impedance of the X terminal increases due to the 
frequency dependence of the folded cascode OTA transconductance.  
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Tab. 2.2.  Component values and transistor aspect ratios from Fig. 2.3. 
BD-CCII± W/L [µm/µm] 
M1, M2,, M01, M02 60/1 
M3, M4, M5, M11, M13, M15, M03, 
M04, M05, M011, M013, Mb1, Mb2 
10/3 
M6, M7, M06, M07 25/3 
Mb3 4/3 
M8, M9, M08, M09 10/3 
M8c, M9c,,M08c, M09c 2/1 
M10, M12, M14, M010, M012 50/3 
Rbias = 50 kΩ 
    
Fig. 2.6.  Frequency responses of current gains IZ+/IX and IZ-/IX. 
              
Fig. 2.7.  Frequency dependence of parasitic impedances of Z+ and Z_ terminals. 
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Fig. 2.8.  Frequency dependence of parasitic impedance of X terminal.  
Fig. 2.9 shows the VX vs. VY DC curve with nearly rail
_
to
_
rail operating range ±380 mV. 
Due to using OTA with unity gain feedback, this topology ensures a low error, below 0.5 mV, 
between the VX and VY as shown in Fig. 2.10.  
                  
Fig. 2.9.  DC curve VX  versus VY. 
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Fig. 2.10. Voltage error VX – VY. 
The frequency response of the VX/VY gain is given in Fig. 2.11. The cutoff frequency is 
14 MHz. 
The THD has also been calculated as a function of the amplitude of the input sinusoidal 
signal in a range of 0.1 µA to 7 µA, for frequencies 10 kHz, 100 kHz and 400 kHz. The THD 
remains well below 0.2 % for the above mentioned values of amplitudes and frequencies.  
            
Fig. 2.11. Frequency responses of voltage gain VX/VY. 
Fig. 2.12 shows the bulk
_
source voltage Vbs and the bulk current Ib versus the DC input 
voltage range VY. The Vbs is in the range of [
_
315 to 315] mV, [
_
322 to 312] mV, and [
_
333 to 
305] mV for temperatures of 
_10, 27, 90 °C, respectively. It is noteworthy that the value of Vbs 
is less than the turn
_
on voltage of the bulk channel PN junction diode, Vbs< Vdiode, where, 
Vdiode is normally in the range of 0.5 to 0.6 V. The bulk current Ib is in the range of [
_
990 fA to 
10 nA], [
_
986 fA to 1.8 nA], and [
_
979 fA to 180 pA] for temperatures of 
_10, 27, 90 °C, 
respectively. Here, the values of bulk currents can be neglected.   
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Fig. 2.12. Temperature analysis of bulk current and bulk_source voltage versus VY.  
The proposed circuit can be considered a LV implementation due to the natural 
properties of BD technique, with the acceptable circuit performances maintained at ±400 mV 
voltage supply. Further it can be considered a LP implementation due to the low value of the 
total bias current, which is adjusted to 80 µA, resulting in 64 µW total power consumption. 
Based on the simulation results the novel high
_
precision LV LP BD
_CCII± has the 
following advantages:  
1. LV supply requirements around ±400 mV. 
2. LP dissipation around 64 µW. 
3. Nearly rail_to_rail operating range and voltage swing for the Y terminal around ±380 
mV, which could not otherwise be achieved at lower supply voltages with a tracking 
error of less than 0.13 %. 
4. High precision tracking of IX vs. IZ+ and IZ- with an acceptable range of ±7 µA and  
with a tracking error of less than 0.013 %.  
5. The conventional MOS transistor is used to model the BD_MOS transistor. 
6. The bulk terminals of only NMOS transistors are used here as a signal path, and thus 
there is no need to use expensive twin
_
tub technology.  
7. Acceptable gain bandwidth product (GBW) close to 13 MHz. 
8. Acceptable low X_node parasitic DC resistance around 27 Ω. 
9. Design simplicity. 
10. Reduced voltage supply and proper circuit design prevent latch_up problems.  
Based on our survey of the most recently published papers related to LV LP CCII±, the 
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implementations are based on the conventional GD transistors. Therefore, a comparison 
between GD
_
 and BD
_CCII± will be drawn here. Tab. 2.3 illustrates in detail the performance 
comparison of our proposed LV LP BD
_CCII± with other LV LP CCIIs and high_precision 
CCIIs in [95], [96], [97], [98], [99], [100], and [101]. The low supply voltage and the 
extremely low power consumption make our proposed circuit unique.  
In comparison with our results, it is obvious that our BD
_CCII± works with an extremely 
low voltage of ±400 mV and consumes a mere 64 µW. The parasitic impedances of terminals 
X and Z are 27 Ω and 0.89 MΩ, respectively. The DC voltage range is nearly rail_to_rail. The 
current gain bandwidth is 13 MHz and the voltage gain bandwidth is 14 MHz. These valuable 
features make our circuit preferentially utilized in many applications that need extremely low 
voltage and low power consumption with acceptable bandwidth range. 
From the aforementioned results, utilizing the BD technique in CM yields very valuable 
advantages, such as LP consumption and ultra
_
LV supply with an acceptable bandwidth 
range.  
Tab. 2.3.  Performance comparison of the proposed LV LP BD_CCII± with LV LP CCIIs and 
high precision CCIIs in the literature. 
Parameter 
[95] 
CCII± 
[96] 
CCII± 
[97] 
CCII+ 
[98] 
CCII± 
[99] 
CCII± 
[100] 
CCII+ 
[101] 
CCII+ 
Proposed 
CCII± 
Power consumption 
(mW) 
1.62 – 0.123 0.3 – 0.234 2.24 0.064 
Voltage supply (V) ±0.75 ±1 ± 0.75 ±1.5 1.5 ±1.5 3.3 ±0.4 
3 dB bandwidth 
IZ+/IX (MHz) 
100 – 6.2 – 440 32 70 13 
3 dB bandwidth IZ-
/IX (MHz) 
– – – – – – – 12.5 
DC voltage range 
(mV) 
– – -650 to 650 – – -630 to 250 – -380 to 380 
Offset voltage 
variation (mV) 
– – – – – -5.1 to 1.22 – -0.4 to 0.5 
DC current range 
(mA) 
– – -1 to 1 – – -0.1 to 0.1 – 
-0.007 to 
0.007 
Offset current 
variation (nA) IZ+-
IX, IZ-+IX 
– – – – – -940 to -10 – 
-0.9 to 0.4 
-0.17 to 0.2 
Current gain IZ+/IX, 
IZ-/IX 
– – 0.995 0.996, 0.98 1.001 1.006 0.998, - 1 
3 dB bandwidth 
VX/VY (MHz) 
– – 10.5  – 1050 87 14 
Voltage gain VX/VY – – 0.998 0.99 – 0.99437 0.953 1 
Node X parasitic 
impedances: 
RX (Ω) / LX (µH) 
2.53 / - 
22.8 / 
0.034 
6 / - 286 / - – 15 / - 42 / - 27 / 860 
Node Y parasitic 
impedances: 
RY (kΩ) / CY (fF) 
≈∞ / - ≈∞ / 16.75 – – – – 
174 / 
1230 
≈∞ / 117 
Node Z+ and Z- 
parasitic 
impedances: RZ 
(MΩ) / CZ (fF) 
119.8 / 
- 
 
0.12563 / 
4.33 
– 45 / 13 – – 
2.24 / 
210 
0.89 / 40 
Technology 0.5 μm 
0.13 µm 
TSMC 
0.35 μm 
0.35 µm 
TSMC 
0.35 μm 
BiCMOS 
0.5μm 
MOSIS 
0.8 µm 
 
0.18 µm 
 
It is worth mentioning here that our CMOS structure presented in this sub
_
chapter is 
already published in Microelectronic Journal [38] with Impact Factor IF: 0. 919.  
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2.1.2 Ultra_LP FG_CCII+ Based on Folded Cascode OTA 
The novel LV LP class AB CCII+ based on folded cascode FG
_
OTA is shown in Fig. 2.13. 
The folded cascode topology was chosen for the OTA design because of its higher bandwidth 
and gain potential and also larger input common
_
mode range in comparison with the 
two
_
stage OTA topology. The proposed LV LP class AB CCII+ is equipped with many 
features. For example, it has high impedance at the output terminal, thus the output current 
remains unaffected by the load. Other notable characteristics of the circuit are low quiescent 
power consumption with an acceptable signal bandwidth. 
The CCII+ consists of a folded cascode FG
_
OTA (M1
_
M11, M9c
_
M11c) with unity gain 
feedback used to obtain the unity gain buffer between the Y and X terminals. The input stage 
of the FG
_
OTA consists of NMOST FG differential pairs M1 and M2, where one of their gate 
terminals is biased on VDD, whereas the second one is used to realize the conventional 
function of the CCII+. Transistors M6 and M7 provide a level shift function, and the cascoded 
current mirror M8, M9 and M9c provides a differential to single
_
ended conversion [43].   
VDD
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Fig. 2.13. CMOS implementation of the novel LV LP class AB CCII+ based on FG folded 
cascode OTA [43]. 
The folded version requires two additional current sources, M3 and M4, to provide the 
current necessary for the input and output branches. Cascode transistors M10
_
M10c and 
M11
_
M11c form the second stage class AB of OTA.  
The second part of the FG
_
CCII+ is the branch containing the cascode transistors 
M12
_
M12c and M13
_
M13c, which are replica transistors for M10
_
M10c and M11
_
M11c, respectively. 
Due to the fact that transistor aspect ratios (W/L)13/(W/L)11, (W/L)13c/(W/L)11c, 
(W/L)12/(W/L)10, (W/L)12c/(W/L)10c are identical and the transistor gates (M11, M13), (M11c, 
M13c), (M10, M12) and (M10c, M12c) are tied together, the currents in branches (M11, M10) and 
(M13, M12) are necessarily equal; therefore  IX = IZ+. The cascode connections of transistors are 
used in this topology to increase the performance of the proposed circuit, i.e. the output 
resistances of the first and the second stage of OTA, also the Z+ parasitic resistance. For 
almost all practical implementations, a compensation capacitor will be desired to ensure 
stability. Therefore a capacitor Cc has been added to create the compensation network 
between the first and the second stage of folded cascode OTA. Transistors Mb1
_
Mb3 with Ibias 
form the necessary voltage and current biases for the first stage of folded cascode OTA. 
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It is worth mentioning that class AB output stage has been used in our implementation to 
obtain rail_to_rail output voltage range of X terminal, high dynamic current driving capability 
of Z terminal and low quiescent power consumption of the CCII+ simultaneously.  
It is obvious that the number of Z+ terminals can be arbitrarily increased by simply using 
the current mirror technique.  
The impedance of the Y terminal of the proposed CCII+ is very high, because the gate of 
the MOS transistor is used as the input of the amplifier stage. The resistances of remaining 
terminals X and Z+ are as follows:  
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1
( )( )
X
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r
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where rout1 is the output impedance of the first stage of OTA and is given by: 
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here gm and gmb denote the transconductance and bulk transconductance, respectively, and go 
is the output conductance of the transistor.  
A straightforward analysis brings us to the following expression for β and α. The voltage 
transfer ratio β is: 
  
, 1 1 1 10 11 2 , 1 1
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here rout2 is the output impedance of the second stage of OTA and is given by: 
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The current transfer ratio α is:  
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Tab. 2.4 summarizes the main characteristics of the proposed LV LP FG
_
CCII+ circuit, 
whereas the optimal transistor aspect ratios obtained are given in Tab. 2.5.  
The simulation results of the proposed LV LP CCII+ based on folded cascode FG
_
OTA 
are shown in Figs. 2.14 to 2.20.  
Fig. 2.14 shows DC curve IZ+ versus IX and current error IZ+–IX, simulated on condition 
that Y terminal is grounded. Note that for input current IX, the boundary of linear operation is 
in the range of –30 to +30 A. This DC range of linear operation is suitable for many 
applications that need extra low power consumption. The current error IZ+–IX is in range of 
116 pA to –30 nA, and for IX = 0 A the IZ+ = 5 pA.  
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Tab. 2.4.  Simulation results of the LV LP class AB CCII+ based on folded cascode FG_OTA. 
Characteristics Simulated results 
Power consumption 10 µW 
DC current range _30 to 30 A 
Current error range 116 pA to -30 nA 
DC voltage range 
_
500 to +500 mV 
Voltage error range 418 µV to _798 µV 
3dB bandwidth IZ+/IX, 8.2 MHz 
Current gain IZ+/IX 1 
3dB bandwidth VX/VY 4.8 MHz 
Voltage gain VX/VY 1 
Node X parasitic impedance 42 Ω 
Node Y parasitic impedance 1.2 TΩ 
Node Z+ parasitic impedance 53 MΩ 
Measurement condition: VDD = +500 mV, VSS = 
_500 mV, RZ = 100 Ω, Ibias = 0.5 µA 
Tab. 2.5.  Component values and transistor aspect ratios from Fig. 2.13. 
FG
_
CCII+ W/L [µm/µm] 
M1, M2 1/0.5 
M3, M4 12/1 
M5, Mb1 6/1 
M6, M7 25/1 
M8, M9, M9c 2/1 
M10, M12 15/3 
M11, M13 22/3 
M10c, M12c 3/0.5 
M11c, M13c 4/0.5 
Mb2, Mb3 2/1 
Cc=0.4 pF, Cin-M1,M2 =Cbias-M1,M2 =0.2 pF 
Fig. 2.15 shows the VX vs. VY DC curve with rail–to–rail operating range –500 to 500 
mV and voltage error VX–VY. Due to using OTA with unity gain feedback, this topology 
ensures a low tracking error in range of 418 µV to –798 µV between Y and X terminals. For 
VY = 0 V the VX = 275 µV.  
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Fig. 2.14. DC curve IZ+ versus IX and current error IZ+–IX. 
 
           
Fig. 2.15. DC curve VX versus VY shows rail
_
to
_
rail operating range and voltage error VX–VY. 
For the bias point IX = 0 A, the corresponding small–signal current gain is IZ+/IX = 1. The 
frequency response of this gain is given in Fig. 2.16. The cut–off frequency for the gain IZ+/IX 
is 8.2 MHz.  
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Fig. 2.16. Frequency response of current gain IZ+/IX. 
The frequency response of the VX/VY gain is given in Fig. 2.17. The cut–off frequency is 
4.8 MHz. 
  
Fig. 2.17. Frequency responses of voltage gain VX/VY. 
Figs. 2.18 and 2.19 show the frequency dependence of the parasitic impedances of X and 
Z+ terminals. The low–frequency values of these impedances are 42 Ω and 53 MΩ, 
respectively, which are kept up to ca tens of kilohertz. Then the impedance of the X terminal 
increases, whereas the impedance of the Z+ terminal decreases, due to the frequency 
dependence of the folded cascode OTA transconductance.  
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Fig. 2.18. Frequency dependence of parasitic impedance of X terminal. 
 
Fig. 2.19. Frequency dependence of parasitic impedance of Z+ terminal. 
Fig. 2.20 shows the input and output waveforms for a sinusoidal input signal with an 
amplitude of 20 μA and f = 200 kHz, THD is 0.29%. 
The attractive performances of our proposed circuit are achieved thanks to using 
appropriate design techniques, i.e. FG–differential pairs, folded cascode, cascoded current 
mirror technique, and class AB output OTA stage. 
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Fig. 2.20. Input and output waveforms with amplitude 20 μA and f = 200 kHz with THD 0.29%. 
Based on the simulation results the novel high
_
precision LV LP FG–CCII+ has the 
following advantages:  
1. LV supply requirements around ±500 mV. 
2. Ultra_LP dissipation around 10 µW. 
3. Threshold voltage requirement is removed from the signal path. 
4. Rail_to_rail voltage swing for the Y terminal [–500 to +500] mV, which could not 
otherwise be achieved at lower supply voltages. 
5. High precision tracking of IX vs. IZ+ thanks to the cascode mirrors structure. 
6. High precision tracking of VX vs. VY thanks to the unity gain OTA.  
7. High Z node parasitic DC resistance around 53 MΩ.  
8. Acceptable gain bandwidth product (GBW) close to 8.2 MHz. 
9. Acceptable low X node parasitic DC resistance around 42 Ω. 
10. A conventional MOS transistor is used to model the FG MOS transistor. 
11. Design simplicity. 
Tab. 2.6 illustrates in detail the performance comparison of our proposed LV LP 
FG
_
CCII+ with other LV LP CCIIs and high
_
precision CCIIs based on conventional 
gate
_
driven MOST in [95], [96], [99], [101] and [102], QFG MOST in [103] and BD MOST 
in [38].  
In general it should be noted that the main drawback of the QFG and BD techniques 
arises in feed forward applications [38] and [64]. The voltage swing of the junction which 
implements Rlarge for the QFG and the bulk
_
source voltage of the BD must be limited to 400 
mV or even below in order to avoid forward biasing of the PN junction [38] and [103]. This is 
not the case of FG technique where it is not such a limitation.  
It is evident from Tab. 2.6 that the proposed FG
_
CCII+ offers rail
_
to
_
rail voltage swing 
capability which could not be achieved using the conventional GD
_
CCII presented in [95], 
[96], [99] and [101]. It is also obvious that many other properties make the performance of 
our circuit unique, e.g. LV supply, high
_
precision and the lowest power consumption.  
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Tab. 2.6.  Performance comparison of the proposed LV LP FG_CCII+ with LV LP CCIIs and 
high
_
precision CCIIs in the literature 
Parameter 
[38] 
CCII± 
[95] 
CCII± 
[96] 
CCII± 
[99] 
CCII± 
[101] 
CCII+ 
[102] 
CCII+ 
[103] 
CCII+ 
Proposed 
CCII+ 
Power 
consumption 
(mW) 
0.064 1.62 – – 2.24 0.268 0.027 0.01 
Voltage 
supply (V) 
±0.4 ±0.75 ±1 1.5 3.3 ± 0.75 ±0.5 ±0.5 
3 dB 
bandwidth 
IZ+/IX (MHz) 
13 100 – 440 70 1249.7 191 8.2 
3 dB 
bandwidth IZ-
/IX (MHz) 
12.5 – – – – – – – 
DC voltage 
range (mV) 
-380 to 
380 
– – – – -750 to 750 -500 to 500 -500 to 500 
Offset 
voltage 
variation 
(mV) 
-0.4 to 0.5 – – – – – < 3 
0.418 to -
0.798 
DC current 
range (mA) 
-0.007 to 
0.007 
– – – – 
-0.125 to 
0.125 
-0.3 to 0.3 
-0.03 to 
0.03 
Offset 
current 
variation 
(nA) IZ+-IX, 
IZ-+IX 
-0.9 to 0.4 
-0.17 to 
0.2 
– – – – – – 
0.116 to -
30,  – 
Current gain 
IZ+/IX, IZ-/IX 
1 – – 1.001 0.998, - 1 0.9981 1 
3 dB 
bandwidth 
VX/VY (MHz) 
14 – – – 87 1224.1 181 4.8 
Voltage gain 
VX/VY 
1 – – – 0.953 1.0001 0.9982 1 
Node X 
parasitic 
impedances: 
RX (Ω) 
27 2.53 22.8 – 42 1.8 1.5 42 
Node Y 
parasitic 
impedances: 
RY (kΩ) 
≈∞ ≈∞ ≈∞ – 174 – – ≈∞ 
Node Z+ and 
Z- parasitic 
impedances: 
RZ (MΩ) 
0.89 119.8 0.12563 – 2.24 – 1.2 53 
Technology 
0.18 µm 
TSMC 
0.5 μm 
0.13 µm 
TSMC 
0.35 μm 
BiCMOS 
0.8 µm 
0.18 µm 
TSMC 
0.35 μm 
 
0.18 µm 
 
It is worth mentioning here that our CMOS structure presented in this sub
_
chapter is 
already published in Circuits Systems and Signal Processing journal [43] with Impact Factor 
IF: 0. 817.  
2.1.3 LV Ultra_LP QFG_CCII Based On Folded Cascode OTA 
The LV LP class AB CCII based on folded cascode OTA is shown in Fig. 2.21. The folded 
cascode topology was chosen for the OTA design because of its higher bandwidth and gain 
potential and also larger input common
_
mode range in comparison with the two
_
stage OTA 
topology [38] and [43].  
The CCII consists of a folded cascode OTA (M1
_
M11, M8c
_
M11c) with unity gain 
feedback used to obtain the unity gain buffer between the Y and X terminals [44]. The input 
stage of the QFG
_
OTA consists of N
_
MOST QFG differential pairs M1 and M2, whose gate 
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terminals are connected to VDD using the large resistance of a reverse
_
biased junction of a 
diode
_
connected MOS transistor MR1 and MR2, respectively, operating in the cut
_
off region. 
Similarly, MR3 and MR4 have large
_
value resistances, which are connected in parallel to the 
input capacitors Cin1 and Cin2, respectively, the benefit of this connection is that the QFG 
transistors can process DC signals as well. Transistors M6 and M7 provide a level shift 
function, and the cascoded current mirror (M8, M9, M8c, M9c) provides a differential to 
single
_
ended conversion. The folded version requires two additional current sources, M3 and 
M4, to provide the current necessary for the input and output branches. Transistors (M10, M10c) 
and (M11, M11c) form the second stage of OTA. The second part of the CCII is the branch 
containing the transistors (M12, M12c) and (M13, M13c), which are identical to (M10, M10c) and 
(M11, M11c), respectively, therefore IZ = IX. Transistors (M12c, M13c) are used here to increase 
the output resistance of the Z terminal.  
Compensation capacitor will be required to ensure stability. Therefore a capacitor Cc has 
been added to form a compensation network between the first and the second stage of the 
folded cascode OTA. Transistors Mb1
_
Mb3 with Ibias form the necessary voltage and current 
biases for the first stage of the folded cascode OTA. 
It is worth noting here that some applications require additional Z+ or Z
_
 terminals. They 
can be added as follows: the number of Z+ terminals can be arbitrarily increased simply by 
using the current mirror technique, while a cross
_
coupled current mirror technique or a 
suitable connection of more CCIIs could be utilized to achieve the Z
_
 terminals [22] and 
[104]. These various possible implementations of the Z terminals do not affect the parameters 
of X, Y, and the original Z+ terminals. 
From the small
_
signal equivalent circuit, a straightforward analysis brings the following 
expression for β0 and α0 [22]. The voltage transfer ratio β0 is: 
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Fig. 2.21. CMOS implementation of the LV LP class AB CCII based on QFG transistors [44]. 
where rout1 and rout2 are the output impedances of the first and second stages of OTA, and are 
given by: 
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The current transfer ratio α0 is:  
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The Y terminal impedance of the proposed CCII is very high, because the inputs of QFG 
MOSTs are used as the input of the amplifier stage. The resistances of the remaining 
terminals X and Z are as follows:  
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It is worth noting here that the RZ achieves high values thanks to using the cascoded 
transistors (M12c, M13c). Therefore, the output current remains unaffected by the load. In 
(2.23) 
_ 
(2.28) the gm, gm,eff and gmb denote the gate, effective and bulk transconductances, 
respectively, and go is the output conductance of the transistor.  
Tab. 2.7 summarizes the main characteristics of the proposed LV LP CCII circuit, 
whereas the optimum transistor aspect ratios are given in Tab. 2.8. 
Tab. 2.7.  Simulation results for the LV LP class AB CCII. 
Characteristics Simulated results 
Quiescent power consumption 9.5 µW 
DC current range _75 A  to +75 A 
Input voltage range 
_
400 mV to +400 mV 
3dB bandwidth IZ/IX 26 MHz 
Current gain IZ/IX 1 
3dB bandwidth VX/VY 26 MHz 
Voltage gain VX/VY 1 
Node X parasitic impedances: RX, LX 15 Ω, 162 µH 
Node Y parasitic impedances: RY,CY 2.34 GΩ, 0.17 pF 
Node Z parasitic impedances: RZ,CZ 6.24 MΩ, 50 fF 
Measurement condition: VDD =  
_
VSS = 400 mV, Ibias = 1.6 µA 
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Tab. 2.8.  Component values and transistor aspect ratios from Fig. 2.21. 
CCII W/L [µm/µm] 
M1, M2 6/0.5 
M3, M4 13/1 
M5 8/0.6 
Mb1 6/1 
M6, M7 20/1 
M8, M9 8/1 
M10, M12, M10c, M12c 10/0.5 
M8c, M9c, Mb2, Mb3 2/1 
M11, M13, M11c, M13c 30/0.5 
MR1, MR2, MR3, MR4 5/1 
Cin-M1,M2 =0.5 pF, Cc=0.01 pF 
The simulation results of the proposed LV LP CCII based on folded cascode OTA are 
shown in Figs 2.22 to 2.26.  
Fig. 2.22 shows the IZ curve vs. IX and the current error of the LV LP CCII, simulated on 
the condition that the Y terminal is grounded. Note that for input current IX, the boundary of 
linear operation is in the range of [
_
100 to +100] A. For a current range of [_75 to +75] A 
the current error is only in the range from [2.45 to 
_
2] nA. However, this DC range of linear 
operation is suitable for many applications that need extra low power consumption and high 
precision.  
 
Fig. 2.22. DC curve IZ versus IX and the current error. 
Fig. 2.23 shows the VX vs. VY DC curve with rail
_
to
_
rail swing capability [
_
400 to +400] 
mV and the voltage error. Due to the use of the OTA with unity gain feedback, this topology 
ensures a low tracking error between the Y and X terminals. This voltage error is only in the 
range from [750 to 
_
20] V.  
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Fig. 2.23. VX versus VY shows the rail
_
to
_
rail swing capability and the voltage error. 
The frequency responses of the voltage VX/VY and current IZ/IX gains are given in Fig. 
2.24. The corresponding small
_
signal gains VX/VY = IZ/IX =1. The cut
_
off frequency for both 
gains is 26 MHz.   
 
Fig. 2.24. Frequency responses of current and voltage gains. 
Fig. 2.25 shows the frequency dependence of the parasitic impedances of terminals X and 
Z. The low
_frequency values of these impedances are 15 Ω and 6.24 MΩ, respectively, and 
they remain constant up to about tens and hundreds of kilohertz, respectively. Then the 
impedance of the X terminal increases due to the frequency dependence of the folded cascode 
OTA transconductance, whereas the impedance of the Z terminal decreases due to the 
parasitic capacitance CZ.  
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Fig. 2.25. Frequency dependence of parasitic impedance of X and Z terminals. 
Fig. 2.26 shows the drain current of transistor MR1 versus VY for temperatures of 0, 27, 
60 °C. Since the value of drain current is in the range from 0 to 73 pA, it can be neglected.   
 
Fig. 2.26. Temperature analysis of drain current of MR2 versus VY. 
Tab 2.9 illustrates in detail the performance comparison of our proposed LV LP 
QFG
_
CCII with other LV LP CCIIs and high
_
precision CCIIs based on conventional GD
_
 
MOST in [95], [96] and [97], BD
_
MOST in [38] and FG
_
MOST in [43]. The low supply 
voltage, rail
_
to
_
rail voltage swing capability, high
_
precision, and the extremely low power 
consumption make our proposed circuit unique.  
In comparison with our results, it is obvious that our CCII has many attractive features. 
These valuable features make our circuit preferentially utilized in many applications that need 
a LV and extremely LP consumption with an acceptable bandwidth range.  
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Tab. 2.9.  Performance comparison of the proposed LV LP CCII with LV LP CCIIs and high-
precision CCIIs in the literature. 
Parameter 
[38] 
CCII± 
[43] 
CCII+ 
[95] 
CCII± 
[96] 
CCII± 
[97] 
CCII+ 
Proposed 
CCII+ 
Power consumption 
(mW) 
0.064 0.01 1.62 – 0.123 0.0095 
Voltage supply (V) ±0.4 ±0.5 ±0.75 ±1 ± 0.75 ±0.4 
3dB bandwidth  IZ+/IX, 
IZ-/IX (MHz) 
13, 12.5 8.2 100 – 6.2 26 
Input voltage range 
(mV) 
_
380 to 380 
_
500 to 500 – – -650 to 650 
-400 to 
400 
Offset voltage 
variation (mV) 
_
0.4 to 0.5 
0.418 to 
_
0.798 
– – – 
0.75 to 
_
0.02 
DC current range 
(mA) 
_
0.007 to 
0.007 
_
0.03 to 0.03 – – -1 to 1 
_
0.075 to 
0.075 
Offset current 
variation (nA) 
_
0.9 to 0.4 
_
0.17 to 0.2 
0.116 to 
_
30,  
– 
– – – 2.45 to _2 
Current gain IZ+/IX, IZ-
/IX 
1 1 – – 0.995 1 
3dB bandwidth VX/VY 
(MHz) 
14 4.8 – – 10.5 26 
Voltage gain VX/VY 1 1 – – 0.998 1 
Node X parasitic 
impedance: 
RX (Ω) 
27 42 2.53 22.8 6 15 
Node Y parasitic 
impedance: 
RY (kΩ) 
≈∞ ≈∞ ≈∞ ≈∞ – ≈∞ 
Node Z parasitic 
impedance: RZ (MΩ) 
0.89 53 119.8 0. 12563 – 6.24 
Technology 
0.18 µm 
TSMC 
0.18 µm 
TSMC 
0.5 μm 
0.13 µm 
TSMC 
0.35 μm 
 
0.18 µm 
 
It is worth mentioning here that our CMOS structure presented in this sub
_
chapter is 
already published in Radioengineering Journal [44] with Impact Factor IF: 0. 739.  
2.1.4 LV Ultra LP FG_DVCC Based on Folded Cascode OTA 
DVCC is a five port building block, utilized mainly in applications demanding floating inputs 
[10], the DVCC can be considered as an extension of the CCII introduced by Sedra and Smith 
[8]. The DVCC is defined by the following matrix:  
X` Z`
Y`1
Ideal
DVCC
IZ
CF
VZ
Z
Non-ideal DVCC
X LXRX
VX IX
VY1
Y1
IY1
Y`2
VF
RY1
CY1
VF
Y2
VY2
IY2
RY2
CY2
RZ CZ
 β
1
(s
)
 β
2
(s
)
 α(s)
 
Fig. 2.27. Model of non_ideal FG_DVCC. 
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    (2.29) 
where βj = 1 − εvj for j = 1, 2 and α = 1 − εi, whereas εvj and εi (|εvj| << 1 and |εi| << 1) represent 
voltage and current tracking errors of the DVCC, respectively. 
Similar to [91], [92] and [93] the non
_
ideal model of the FG
_
DVCC is presented in Fig. 
2.27. The FG
_
DVCC is characterized by the parasitic impedances and frequency dependent 
voltage (VF) and current (CF) followers. This actual FG
_
DVCC is characterized by the 
following matrix: 
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    (2.30) 
The parasitic impedance at X terminal has a resistive behavior at lower frequencies and 
an inductive behavior for higher frequencies. The total X terminal parasitic impedance ZX then 
consists of serial combination of RX and LX.  
The value of LX can be determined by: 
                                               
3dBX,
X
X
2 

f
R
L

     (2.31) 
where fX,+3dB denotes the +3dB cutoff frequency of ZX. 
At Y1 terminal a parasitic impedance ZY1 appears, it consists of parallel combination of 
RY1 and CY1.  The value of CY1 is then deduced from the 
_
3dB cutoff frequency fY1,-3dB:   
                          
Y13dBY1,
Y1
2
1
Rf
C



     (2.32) 
Also at Y2 terminal a parasitic impedance ZY2 appears, it consists of parallel combination 
of RY2 and CY2. The value of CY2 is then derived from the 
_
3dB cutoff frequency fY2,-3dB:   
                                          
Y23dBY2,
Y2
2
1
Rf
C



      (2.33) 
At Z terminal, parasitic impedance ZZ can be modeled as the parallel of a resistance RZ 
and a capacitance CZ. The value of CZ is then deduced from the 
_
3dB cutoff frequency fZ,-3dB:  
    
Z3dBZ,
Z
2
1
Rf
C



     (2.34) 
The voltages and current transfers of the DVCC are given by β1(s), β2(s) and α(s) 
respectively: 
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where β01, β02 and α0 are the values of these transfers at low frequencies, ωβ1, ωβ2 and ωα 
represent their corresponding pole frequencies. The low frequency voltage and current 
transfers are assumed as β0j = 1 − εvj for j=1, 2 and α0 = 1 − εi, where εvj and εi (|εvj| << 1 and 
|εi| << 1) represent voltage and current tracking errors of the FG
_
DVCC, respectively. 
However, the novel LV ultra LP DVCC based on folded cascode FG
_
OTA is shown in 
Fig. 2.28 [62]. The folded cascode topology was chosen for the OTA design due to its higher 
bandwidth and gain potential and also larger input common
_
mode range in comparison with 
the two
_
stage OTA topology.  
VDD
Ibias
VDD
VDD
VSS
VSS
M2 M1
M4
M5
M3
M6
M7
M8 M9
M10
M11
M12
Mb1
Mb2Mb3
M9c
M11c M13c
M10c M12c
M13
 
Y2
X
Y1
CC Z
 
Fig. 2.28. CMOS implementation of the novel LV LP DVCC based on floating-gate folded 
cascode OTA [62]. 
The DVCC consists of a folded cascode FG
_
OTA (M1
_
M11, M9c
_
M11c) with unity gain 
feedback used to obtain non
_
inverting and inverting voltage follower between the Y1, Y2 and 
X terminal, respectively. The input stage of the FG
_
OTA consists of three gates N
_
MOST 
differential pairs M1 and M2, where one of their gate terminals is biased on VDD, whereas the 
other two gate terminals are used to realize the function of the DVCC. In this manner the 
threshold voltage requirement is removed from the signal path.  
Transistors M6 and M7 provide a level shift function, and the cascoded current mirror M8, 
M9 and M9c provides a differential to single
_
ended conversion.   
It is notable that the proposed FG
_
DVCC employs only one differential pairs instead of 
two differential pairs presented in [10], [105], [106], [107], [108], [109], [110], 
[111] and [112], hence, the number of differential pairs transistors is reduced, and thus any 
extra possible mismatch is eliminated. However, regarding the input capacitors, advisable 
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rules for obtaining good matching must be followed, e.g. the capacitors must have the same 
width and length, be close to each other, be straight and placed in parallel configuration. 
Using of common centroid layout is preferable. 
The folded version requires two additional current sources, M3 and M4, to provide the 
current necessary for the input and output branches. Cascode transistors M10
_
M10c and 
M11
_
M11c form the second stage of OTA. The second part of the FG
_
DVCC is the branch 
containing the cascode transistors M12
_
M12c and M13
_
M13c which are used to obtain a replica 
of the IX current; therefore IZ=IX. Cc creates the compensation network between the first and 
second stage of OTA. Transistors Mb1
_
Mb3 with Ibias form the necessary voltage and current 
biases for the first stage of folded cascode OTA. 
It is obvious that the number of Z terminal can be arbitrarily increased by simply using 
the current mirror technique.  
The simulation results of the proposed FG
_
DVCC are shown in Figs. 2.29 to 2.34. The 
frequency dependence of parasitic impedance of X and Z terminals, respectively are shown at 
Figs. 2.29 and 2.30, where node X, Z parasitic impedances are 70 Ω, 55.7 MΩ respectively. 
  
Fig. 2.29. Frequency dependence of parasitic impedance of X terminal. 
Fig. 2.31 shows the frequency responses of current gain IZ/IX and voltage gains VX/VY1, 
VX/VY2, the 
_
3dB cutoff frequencies are 10.2 MHz, 2.9 MHz and 3.3 MHz, respectively. The 
current and voltage gains for the proposed FG
_
DVCC are equal to one, hence this topology 
possess high accuracy. 
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Fig. 2.30. Frequency dependence of parasitic impedance of Z terminal. 
  
 
Fig. 2.31. Frequency response of current gain IZ/IX and voltage gains VX/VY1, VX/VY2. 
Fig. 2.32 shows VY1 versus VX DC curves for VY2= [
_
500, 
_
250, 0, +250, +500] mV. Fig. 
2.33 shows VY2 versus VX DC curves for VY1= [
_
500, 
_
250, 0, +250, +500] mV. Here the 
capability of rail
_
to
_
rail voltage swing of the proposed circuit is obvious.  
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Fig. 2.32. DC curves VY1 versus VX for VY2 = [
_
500, 
_
250, 0, 250, 500] mV. 
 
Fig. 2.33. DC curves VY2 versus VX for VY1= [
_
500, 
_
250, 0, 250, 500] mV. 
The Z terminal output current versus the X terminal input current is shown in Fig. 2.34, it 
is evident that for positive input current IX, the boundary of linear operation is cca +30 A. 
However, this ±30 A range of linear operation is convenient for many applications needed in 
ultra
_
LP field. 
From small signal equivalent circuit a straightforward analysis brings to the following 
expressions for β01, β02 and α0. 
The voltage transfers β01 and β02 are:  
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Fig. 2.34. DC curve IZ versus IX. 
where rout1 and rout2 are the output impedances of the first and second stage of FG
_
OTA and 
given as: 
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The current transfer α0 is then:  
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The impedance of the Y1 and Y2 terminals of the proposed FG
_
DVCC is very high, 
because the gate of the MOS transistor is used as the input of the amplifier stage. The 
resistances of remaining terminals X and Z are as follows:  
    
111,10,1,,1,, ))((
1
outMmMmMFGmbMFGm
X
rgggg
R

     (2.43) 
Due to the fact that the FG
_
MOST transconductance is less than the conventional gate 
transconductance, the FG
_
DVCC suffers from higher RX in comparison to conventional 
designs. However, the value of RX could be decreased by either increasing the gm,M10,  gm,M11 
or rout1 or all. Higher value of rout1 is achieved by using the cascoded current mirror (M8, M9, 
M9c) instead of simple current mirror. 
Finally, the low frequency resistance of the Z terminal can be expressed as: 
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In (2.38) 
_ 
(2.44) the gm and gmb denote the gate and bulk transconductance of MOST, 
gm,FG and gmb,FG denote the effective and bulk transconductance of FG
_
MOST, and go and 
go,FG is the output conductance of the MOST and FG
_
MOST, respectively.  
Tab. 2.10 summarizes the main characteristics of the proposed LV ultra LP FG
_
DVCC 
circuit, whereas the optimal transistor aspect ratios obtained are given in Tab. 2.11. 
Based on our survey, our proposed circuit works on ±0.5 V supply voltage and consumes 
a mere 10 µW which could be considered as a competitive design with other LV LP circuits. 
As a comparison with works presented in [10], [105], [106], [107], [108], [109], [110], 
[111] and [112], they have voltage [±5], [±1.5], [±1.25], [±1.25], [±1.5], [±2.5], [±2.5], [±1.5] 
and [±1.5] V, respectively. It is evident that these circuits suffer from high voltage supply 
values compared to our solution. 
Tab. 2.10. Simulation results of the LV ultra LP DVCC based on folded cascode FG_OTA. 
Characteristics Simulated results 
Power consumption 10 µW 
DC current range 
_
30 A to +30 A 
DC voltage range for the Y1 and Y2 terminals 
_
500 mV to +500 mV 
3dB bandwidth IZ/IX 10.2 MHz 
Current gain IZ/IX 1 
3dB bandwidth VX/VY1, VX/VY2 2.9 MHz, 3.3 MHz 
Voltage gain VX/VY1, VX/VY2 1 
Node X parasitic impedance: RX  / LX 70 Ω / 3 mH 
Node Y1, Y2 parasitic impedances: RY1  / CY1, RY2  / CY2 
0.933 TΩ / 0.17 pF, 
0.622 TΩ / 0.25 pF 
Node Z parasitic impedance: RZ  / CZ 55.7 MΩ / 7.7 fF 
Measurement condition: VDD = +500 mV, VSS = 
_
500 mV, RZ,load = 100 Ω 
Ibias = 0.5 µA. 
Tab. 2.11. Component values and transistor aspect ratios from Fig. 2.28. 
FG-DVCC W/L [µm/µm] 
M1, M2 1/0.5 
M3, M4 12/1 
M5, Mb1 6/1 
M9c 2/1 
M10c, M12c 3/0.5 
M11c, M13c 4/0.5 
M6, M7 25/1 
M8, M9 2/1 
M10, M12 15/3 
M11, M13 20/3 
Mb2, Mb3 2/1 
Cc=0.4 pF 
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Based on the simulation results the novel LV ultra LP FG
_
DVCC has the following 
advantages:  
1. LV supply requirements ±500 mV. 
2. Ultra_LP dissipation 10 µW. 
3. Threshold voltage requirement removed from the signal path. 
4. Rail_to_rail voltage swing capability for the Y1, Y2 terminals which could not 
otherwise be achieved at lower supply voltages. 
5. The conventional MOST is used to model the FG_MOS transistor. 
6. Acceptable current gain bandwidth product (GBW) close to 10.2 MHz. 
7. Acceptable X_node parasitic DC resistance around 70 Ω. 
8. Very high Z parasitic resistance 55.7 MΩ.  
9. Design simplicity. 
 
Tab. 2.12 illustrates in detail the performance comparison of our proposed LV LP 
FG
_
DVCC with other LV DVCCs in [113] and [114]. The low supply voltage, extremely low 
power consumption and rail
_
to
_
rail voltage swing capability make our proposed circuit 
unique.  
Tab. 2.12. Performance comparison of the proposed LV LP FG_DVCC with LV LP DVCC in the 
literature. 
Characteristics Ref [113] Ref [114] Proposed 
Supply voltage ±1.5 V ±1.5 V ±0.5 V 
Power consumption 1.74 mW 2 mW 10 µW 
DC current range _1 to 1mA _ _30 to +30 A 
DC voltage range for the Y1 and 
Y2 terminals 
_900 to 900 mV _ _500 to +500 mV 
3dB bandwidth IZ/IX 120 MHz 80 MHz 10.2 MHz 
Current gain IZ/IX 
_ _ 1 
3dB bandwidth VX/VY1, VX/VY2 85 MHz 
_ 2.9 MHz, 3.3 MHz 
Voltage gain VX/VY1, VX/VY2 
_ _ 1 
Node X parasitic resistance: RX 9 Ω 0.6 kΩ 70 Ω 
Node Y1, Y2 parasitic 
resistances: RY1,  RY2 
_ _ 0.933 TΩ,  0.622 TΩ 
Node Z parasitic resistance: RZ 
_ 14 kΩ 55.7 MΩ 
CMOS Technology 0.25 µm 0.25 µm 0.18 µm 
It is worth mentioning here that our CMOS structure presented in this sub
_
chapter is 
already published in Microelectronic Journal [62] with Impact Factor IF: 0.919.  
2.1.5 LV LP High_Precision BD_DBeTA  
In analog circuit design the long
_
term trend is to develop new active elements with attractive 
performances. The active element is considered to be attractive when its usability is 
widespread and can substitute of using many active elements; in this manner the number of 
used active elements are less and thus it leads to reduce the total chip area, total power 
consumption and also the manufacturing cost. In addition the possibility of tunability of the 
active element parameters is also important merit. Therefore, the new active element named 
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BD
_
DBeTA is exhibited in this thesis to fulfill the above
_
mentioned considerations. The 
proposed BD
_
DBeTA is a “universal” active element inspired by DBTA [115]. 
An appropriate connection of the proposed circuit terminals helps to realize other active 
elements CCII+, CCII
_
 [8], CDU [2], CDTA [29], CDBA [25], VF, OTA [35] and others. 
The schematic symbol of the BD
_
DBeTA is shown in Fig. 2.35. It has low
_
impedance 
current inputs p and n, high
_
impedance current outputs z and x, high
_
impedance voltage 
inputs yn and yp, and low
_
impedance voltage output w. 
The difference current Iz = Ip–In flows out of the z terminal, and the corresponding 
voltage drop on an external impedance connected to this terminal is transformed into the 
output w terminal using the VF and also to x terminal current using adjustable 
transconductance of OTA.  
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Fig. 2.35. Schematic symbol of BD_DBeTA. 
Relations between the individual terminals of the ideal model of the BD
_
DBeTA can be 
described by the following hybrid matrix: 
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Fig. 2.36 illustrates the non
_
ideal model of the BD
_
DBeTA characterized by parasitic internal 
impedances of terminals and frequency dependent voltage VF, CF, and CI. 
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Fig. 2.36. Model of non_ideal BD_DBeTA. 
This non
_
ideal model is characterized by the following matrix: 
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Each of the p, n, w and ge terminals has similar parasitic impedance; they have resistive 
behavior at lower frequencies and inductive behavior at higher frequencies. Hence, the total  
p, n, w and ge terminal parasitic impedances Zp,n,w,ge consist of a serial combination of Rp,n,w,ge  
and L p,n,w,ge, respectively.  
The value of L p,n,w,ge can be determined by: 
3dB, gew,n,p,
 gew,n,p,
 gew,n,p,
2 

f
R
L

,    (2.47) 
where f p,n,w,ge,+3dB denotes the +3 dB cutoff frequency of Z p,n,w,ge, respectively.  
For example, the resistive impedance at lower frequency and the +3 dB cutoff frequency 
of Zp values of p terminal can be obtained from Fig. 2.42, by simply substituting these two 
values into Eq. (2.47), the inductive impedance is obtained. 
Each of the yn, yp, z and x terminals has similar parasitic impedance; they have resistive 
behavior at lower frequencies and capacitive behavior at higher frequencies. Hence, the total 
yn, yp, z and x terminal parasitic impedances Zyn,yp,z,x consist of a parallel combination of 
Ryn,yp,z,x and Cyn,yp,z,x, respectively. 
The value of Cyn,yp,z,x can be determined by:  
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where fyn,yp,z,x,-3dB denotes the 
_
3 dB cutoff frequency of Zyn,yp,z,x, respectively.  
For example, the resistive impedance at lower frequency and the 
_
3 dB cutoff 
frequency of Zz values of z terminal can be obtained from Fig. 2.43, by simply substituting 
these two values into Eq. (2.48), the capacitive impedance is obtained. 
The gm,set(s) can be assumed as: 
                           
setgm
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s
g
sg
,
0,
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/1
)(

 ,       (2.49) 
where gm,set0 is the value of OTA transconductance at low frequencies, and ωgm,set represents 
its corresponding pole frequency. 
The voltage and current transfers of the BD
_
DBeTA are given by βj (s) and αi(s), 
respectively: 
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where β0j and α0i are the values of these transfers at low frequencies, and ωβj and ωαi represent 
their corresponding pole frequencies. We can also write β0j = 1 − εvj and α0i = 1 − εii, for j =1, 
2, 3, and i = 1, 2, where εvj and εii (|εvj| << 1 and |εii| << 1) represent voltage and current 
tracking errors of the BD−DBeTA, respectively. 
The internal structure of the BD
_
DBeTA is built from BD folded cascode OTAs as 
shown in Fig. 2.37. The folded cascode OTAs Nos. 1, 2, 3 are equipped with dual output 
terminals, whereas OTA No. 4 has single output terminal. The negative feedback is realized 
by connecting the output terminal out1+ to the inverting voltage input terminal ”–” of each 
OTA. This assures a voltage unity gain between the two input terminals of OTAs.  
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Fig. 2.37. Internal structure of BD_DBeTA built from BD folded cascode OTAs. 
The transconductance value of OTA No. 3 is set via an external resistor Rset connected 
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between the negative feedback and the ground. Let the self−transconductance of the OTA No. 
3 be denoted gm. A simple analysis yields the value of total transconductance gm,set as: 
        
setsetm
m
setm
RRg
g
g
1
1
, 

  for 
m
set
g
R
1
 .               (2.52) 
Note that such a method of controlling the transconductance can be more advantageous 
than the conventional method of modifying the bias current of the transistors operating in the 
OTA stage; due to the negative feedback, the linearity of the OTA stage can be significantly 
improved [29] and [38]. These advantages are the main reason for choosing these concepts to 
implement the BD
_
DBeTA. When electronic control of the transconductance is required, it 
can be accomplished via the commonly used voltage
_
controlled resistance Rset based on 
simple CMOS circuitry. 
The LV LP BD folded cascode OTA is shown in Fig. 2.38 [61]. The DC biasing of the 
topology is provided by transistors Mb1
_
Mb3 and current bias Ibias. The Ibias could be realized 
either by LV LP current source circuitry or simply could be replaced by a resistor.  
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Fig. 2.38. CMOS implementation of the LV LP BD folded cascode OTA [61]. 
The BD
_
OTA consists of a folded cascode stage (M1
_
M9 and M8c
_
M9c). The input stage 
consists of NMOS BD input transistors M1 and M2, where their gates are biased to the 
positive supply voltage VDD, which is sufficient to form the inversion layer under the gate. 
Transistors M6 and M7 provide a level shift function, and the cascoded current mirror (M8, 
M8c, M9, M9c) provides a differential to single ended conversion. The folded version requires 
two additional current sources, M3 and M4, to provide the current necessary for the input and 
output branches. Transistors M10 and M11 form the class AB second stage of OTA. This 
structure is used to realize the single output OTA No. 4. However, for the dual output OTAs 
Nos. 1, 2, 3 transistors M12 and M13 are added to the structure; these transistors are identical to 
M10 and M11, respectively, and hence the currents of both output branches are equal. 
The class AB output stage has been chosen here to obtain rail
_
to
_
rail output voltage 
swing, large driving capability, and simultaneously, small quiescent current to reduce the 
power consumption of the proposed circuit. Furthermore, it should be mentioned that the DC 
bias circuit is common for all OTAs to avoid any extra increase in power consumption. 
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A straightforward analysis of a small
_
signal equivalent circuit brings the following 
expressions for β0j and α0i. The voltage transfer ratio β0j is: 
      1
)(1
)(
1 M2mb,
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21
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j ,                (2.53) 
where A1 and A2 are the voltage gains of the first and second stage of the folded cascode OTA, 
respectively. rout1 and rout2 are the output impedances of the first and second stages of the 
folded cascode OTA, respectively, and are given by: 
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The current transfer ratio α0i is:  
                                             1
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gg
gg
i .                         (2.56) 
The impedances of the yp and yn terminals of the proposed BD
_
DBeTA are very high, 
because the bulk of the MOST is used as the input of the amplifier stage. The resistances of 
remaining p, n, ge, z and x terminals are as follows:  
                  
out1M11m,M10m,M1mb,
gen,p,
)(
1
rggg
R

 .                 (2.57) 
Due to the fact that the bulk transconductance is less than the gate transconductance, the 
BD
_
DBeTA may suffer from higher Rp,n,ge in comparison with conventional designs. 
However, the value of Rp,n,ge is decreased thanks to the higher value of rout1 achieved by using 
the cascoded current mirror (M8, M8c, M9, M9c) instead of a simple current mirror. 
     
M13o,M12o,
xz,
1
gg
R

 ,     (2.58) 
here gm and gmb denote the gate and bulk transconductances of MOST, respectively. go is the 
output conductance of the MOST. 
Tab. 2.13 summarizes the main characteristics of the proposed LV LP BD
_
DBeTA 
circuit, whereas the optimal transistor aspect ratios obtained are given in Tab. 2.14.  
The simulation results of the proposed LV LP BD
_
DBeTA based on FC
_
BD
_
OTA are 
shown in Figs. 2.39 to 2.50.  
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Tab. 2.13. Simulation results of the LV LP BD_DBeTA based on folded cascode BD_OTA. 
Characteristics Simulated results 
Quiescent power consumption 62 µW 
3 dB bandwidth: Iz/Ip, Iz/In 10.88, 10.08 MHz 
Current gain: Iz/Ip, Iz/In 1 
DC current range _30 to +30 A 
Current error range 1.6 to 
_
1.6 nA 
3 dB bandwidth: Vp/Vyp, Vn/Vyn, Vw/Vz 12.9, 16.4, 20 MHz 
Voltage gain: Vp/Vyp, Vn/Vyn, Vw/Vz 1 
DC voltage range 
_
400 to +400 mV 
Voltage error range 150 to -150 V 
Node p, n, w and ge parasitic impedances: R / L 
14 / 518, 14 / 343, 14 / 183 and 
14 / 350 Ω/μH 
Node yp, yn parasitic impedances: R  / C 248 GΩ / 64 fF 
Node z parasitic impedance: R  / C 1.5 MΩ / 0.13 pF 
Node x parasitic impedance for Rset=10 k : R  / C 1.5 MΩ / 0.28 pF 
gm,set for (Rset=1, 2, 5, 10 k) 987, 497, 200, 100 μS 
3 dB bandwidth of gm,set for (Rset=1, 2, 5, 10 k) 0.53, 1.2, 3.8, 6.8 MHz 
Measurement condition: VDD = +400 mV, VSS = 
_
400 mV. 
Tab. 2.14. Component values and transistor aspect ratios from Fig. 2.38. 
BD-OTA W/L [µm/µm] 
M1, M2 30/1 
M3, M4, M8, M9 10/3 
M5 12/2 
M8c, M9c 2/1 
M6, M7 30/3 
M10, M12 35/3 
M11, M13 40/1 
Mb1, Mb2, Mb3 5/3 
Cc=0.01 pF,  Ibias = 4 µA 
Fig. 2.39 shows the Vp versus Vyp DC curve with rail
_
to
_
rail operating range from 
_
400 to 
400 mV and voltage error Vp
_
Vyp in the range from 150 to 
_150 µV.  However, when Vp is in 
the range from 
_
330 to 330 mV, then the voltage error is only in the range from 
_5 to 5 µV. 
Thanks to using OTA with unity gain feedback, this topology assures such a low voltage 
error. The curves for Vn versus Vyn, Vw versus Vz, and Vge versus Vz are identical to Vp versus 
Vyp.     
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Fig. 2.39. DC curves Vp versus Vyp and voltage error Vp
_
Vyp. 
Fig. 2.40 shows the Iz versus Ip or In curves and current errors Iz-Ip, Iz+In of the LV LP 
BD
_
DBeTA, simulated on condition that the yp and yn terminals are grounded. Note that for Ip 
and In in the range from 
_30 to 30 µA the current error is fairly below ±1.6 nA. However, this 
range of linear operation is suitable for many applications that need extra low power 
consumption and high precision performance.   
 
 
Fig. 2.40. DC curves Iz versus Ip or In and current errors Iz
_
Ip, Iz+In. 
Fig. 2.41 shows the voltage
_
current characteristic of the p terminal of the BD
_
BDeTA, on 
condition that the yp terminal is grounded. When the input current is in the range from 
_
30 to 
30 µA, the Vp is in the range from 310 to 
_260 µV, and for Ip = 0 the Vp is 5.5  µV. Identical 
results also hold for the n
 
terminal.  
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Fig. 2.41. DC curve Vp versus Ip for evaluating small
_
signal input resistance of the p terminal, on 
condition that the yp
 
terminal is grounded. 
The frequency dependence of the parasitic impedances of p, n and w terminals is shown 
in Fig. 2.42. The low frequency values of these impedances are identical and equal to 14 Ω, 
and they are kept up to few kilohertz, then these impedances increase due to the frequency 
dependence of the folded cascode OTA transconductance.  
              
Fig. 2.42. Frequency dependence of the impedances of p, n and w terminals. 
Fig. 2.43 shows the frequency dependence of the parasitic impedances of the z and x 
terminals. The x terminal impedance is simulated for several values of the external resistance 
Rset = 1, 2, 5 and 10 kΩ. The low frequency values of both terminals are identical and equal to 
1.5 MΩ, and they are kept up to ca tens of kilohertz, and then these impedances decreases due 
to parasitic capacitances of the z and x terminals.     
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Fig. 2.43. Frequency dependence of the impedances of z and x terminals. 
For the zero bias current of the p and n terminals, and on condition that the z terminal is 
grounded, the corresponding small
_
signal current gains are Iz/Ip = 
_
Iz/In = 1. The frequency 
responses of these gains are given in Fig. 2.44. The cutoff frequencies for the gains Iz/Ip and 
Iz/In are 10.88 MHz and 10.08 MHz, respectively.  
 
Fig. 2.44. Frequency responses of current gains Iz/Ip and Iz/In, on condition that the z terminal is 
grounded. 
The frequency response of the Vp/Vyp, Vn/Vyn and Vw/Vz gains is given in Fig. 2.45. The 
cutoff frequencies are 12.9 MHz, 16.4 MHz and 20 MHz, respectively. 
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Fig. 2.45. Frequency responses of voltage gains Vp/Vyp, Vn/Vyn, Vw/Vz. 
In Fig. 2.46 the Ix versus Vz curves are analyzed for several values of the external 
resistance Rset = 1, 2, 5, and 10 kΩ. They clearly show the transconductance control via Rset as 
well as the effect of the linearization and the increase in the dynamic range with increasing 
values of Rset. 
         
Fig. 2.46. DC characteristics of OTA No. 3 with Rset linearization and transconductance control. 
Fig. 2.47 shows the frequency dependence of gm,set. It is noteworthy that the 
transconductance bandwidth increases with increasing Rset. 
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Fig. 2.47. Frequency responses of OTA No. 3 transconductances. 
Fig. 2.48 shows the temperature analysis of bulk current Iyp versus Vyp. The bulk current 
Ib is in the range of [
_
910 fA to 26.5 nA], [
_
858 fA to 7.6 nA], and [
_
818 fA to 5.2 nA] for 
temperatures of 0, 27 and 60 °C, respectively. Here, the values of bulk currents can be 
neglected. The curve of bulk current Iyn versus Vyn is identical to that of Iyp versus Vyp.  
Fig. 2.49 shows the bulk source voltage Vbs of the input BD
_MOST “M1” of OTA No.1 
versus the DC input voltage range Vyp. The Vbs is in the range of [
_
288 to 348] mV, [
_
288 to 
350] mV, and [
_289 to 370] mV for temperatures of 0, 27 and 60 °C, respectively. The curves 
of bulk source voltage versus the input voltages for the rest of OTAs are identical. It is 
noteworthy that the value of Vbs is less than the turn
_
on voltage of the bulk source PN junction 
diode, Vbs< Vdiode. 
           
Fig. 2.48. Temperature analysis of Iyp versus Vyp. 
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Fig. 2.49. Temperature analysis of bulk_source voltage of transistor M1 versus Vyp of OTA No. 1. 
Fig. 2.50 shows the bulk current Ib of the input BD
_MOST “M2” of OTA No. 1 versus Ip. 
For Ip in the range from 
_
30 to 30 µA the bulk current is in the range from _138 to 140 fA. 
Here again the bulk current can be considered negligible.  
       
Fig. 2.50. Bulk current Ib of transistor M2 versus Ip of OTA No. 1. 
Based on the design and simulation results the high
_
precision LV LP BD
_
DBeTA has the 
following advantages:  
1. LV supply of ± 400 mV. 
2. LP dissipation of a mere 62 µW. 
3. Rail_to_rail operating range capability, which could not otherwise be achieved at lower 
supply voltages. 
4. High precision performance.   
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5. The conventional MOS transistor is used to model the BD_MOS transistor. 
6. The bulk_terminals of only NMOS transistors are used here as a signal path, therefore 
there is no need to use the expensive twin
_
tub technology.  
7. Acceptable current and voltage gain bandwidth products (GBW) around 10 MHz. 
8. Acceptable low X node parasitic DC resistance around 14 Ω. 
9. Design simplicity. 
10. Reduced voltage supply and proper circuit design prevent latch_up problems.  
It is worth mentioning here that our CMOS structure presented in this sub
_
chapter is 
already published in Circuits Systems and Signal Processing Journal [61] with Impact Factor 
IF: 0. 982.  
2.1.6 Ultra_LV BD_QFG Transconductor 
The transconductor is one of the most important building blocks in analog and mixed
_
mode 
circuits, including continuous time Gm
_
C filter, voltage controlled oscillator, and continuous 
time sigma
_
delta modulator.  
The symbol of the transconductor is presented in Fig. 2.51. It has two input terminals 
with very high impedance (inverting “
_
” and non-inverting “+”) and one output terminal “out” 
with high impedance. The terminal “set” is connected to output passive resistor Rset, and it is 
used to set the value of the effective transconductance Gm, where Gm ≈1/ Rset. 
For applications requiring electronic control of the transconductance, the passive resistor 
Rset can be replaced by commonly used voltage
_
controlled resistance based on simple CMOS 
circuitry. 
+
_
Rset
in-
in+
outGm
set
Iout
IRset=Iout
Vin
_
Vin +
Δ V
VRset
 
Fig. 2.51. Electrical symbol of the tunable transconductor. 
The internal CMOS structure of the BD
_
QFG transconductor is shown in Fig. 2.52 [47]. 
The circuit consists of two differential BD
_
QFG transistors i.e. M1, M2, and M3, M4. The gates 
of these transistors are connected to the negative supply voltage through high value resistors 
created by transistors Mb1, Mb2, Mb3, Mb4, respectively, which are operating in cutoff region.  
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Fig. 2.52. CMOS structure of the transconductor based on new BD_QFG technique [47]. 
The input terminals of M1, M2, M3 and M4 are capacitively coupled (via C1, C2, C3 and 
C4), respectively, to their QFG
_
terminals from one side and directly coupled to their bulk 
terminals from other side. 
Transistors M7, M8, M9, M10, and M13 are used to create the current biasing for the 
circuit. Transistors M5 and M6 act as tail current sources for the first and second differential 
input stages, respectively. Transistors M9c, M10c, M11, M11c, M12 and M12c create the output 
stage of the transconductor and they ensure equal currents passing through terminals “set” and 
“out” i.e. Iout = IRset. Finally, Ibias is the current bias for the circuit and the external resistor Rset 
is used to set the value of the transconductance.  
 It is worth mentioning here that due to the internal negative feedback, created by the 
connection between the drains of M9c, M11c and the input of M1, the linearity of the 
transconductor is significantly improved in comparison with the conventional method of 
modifying the bias current of the transistors operating in the Gm stage [60]. Furthermore, this 
internal negative feedback provides the voltage transfers between the input terminals and the 
“set” one.  
The self
_
transconductance (i.e. without negative feedback and with grounding the input 
terminal of M1 in similar manner as M3) of the transconductor is gm and it is given by: 
   
in
out
m
V
I
g

       (2.59) 
By providing the negative feedback and connecting external Rset to ”set” terminal as 
shown in Fig. 2.52 a simple analysis yields: 
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From Eq. (2.61) the effective transconductance Gm can be obtained as: 
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It is worth noting here that similar principle of controlling the Gm value via external 
resistor is presented in [60] and [116]. However, the proposed circuit structure in this paper is 
simpler with minimum count of transistors in contrast to the structure presented in [116].    
Note that the flipped voltage follower is used to bias the two differential BD
_
QFG 
transistors similar to [117] and [118]; hence, the minimum voltage supply for this structure is 
given by: 
M8M7,DS,M6M5,GS,min.DD VVV      (2.63) 
Eq. (2.63) proves that the proposed structure has the capability to operate under 
extremely low voltage supply.    
The input terminals in+ and in
_
 possess high input impedance. The output impedance is 
also significantly high due to using the cascode technique at the output stage and it is given 
by: 
)()(
1
M12cmb,M12cm,
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gg
gg
gg
gg
R

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    (2.64) 
where go is the transistor output conductance.   
The proposed BD
_QFG transconductor was designed and simulated using 0.18 µm 
CMOS process [118]. The supply voltage is VDD = 
_
VSS = 300 mV, the bias current Ibias = 5 
µA and the total power consumption is 18 µW. The transistors aspect ratios W/L of the 
transistors are M1, M2, M3, M4 = 10 µm /0.3 µm, M5, M6 = 50 µm /0.3 µm, M7, M8, M13 = 4 
µm /0.3 µm, M9, M10, Mb1, Mb2, Mb3, Mb4 = 8 µm /0.3 µm, M9c, M10c = 45 µm /2 µm, M11, 
M12 = 100 µm /0.3 µm, M11c, M12c = 100 µm /2 µm, and C1, C2, C3, C4= 0.1 pF.  
To demonstrate the wide linear range and the tunability of  the BD
_
QFG 
transconductance value of the transconductor, the DC output current versus input voltage with 
stepping Rset from [80 to 320] kΩ with 40 kΩ step is shown in Fig. 2.53. It is evident the wide 
range of operation.  
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Fig. 2.53. DC output current versus input voltage with stepping Rset from [80 to 320] kΩ with 40 
kΩ step. 
The simulated inputs and output impedances versus frequency are shown in Fig. 2.54. 
The Rout as expected is significantly high and its value is about 10 MΩ. 
 
Fig. 2.54. Inputs and output impedances versus frequency. 
The relation between the simulated and the calculated transconductance based on Eq. 
(2.62) is illustrated in Fig. 2.55. It is notable that with increasing the value of Rset (i.e. Rset >> 
1/gm) the simulated and calculated values of Gm become more identical.  
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Fig. 2.55. Simulated and calculated transconductance value versus Rset. 
A performance comparison of BD
_
QFG transconductor with other proposals in the 
literature is shown in Tab. 2.15. The comparison is done with transconductor based on BD 
technique with transconductance enhancement presented in [56], with transconductor based 
on QFG technique presented in [116] and with two transconductors based on the conventional 
GD technique [119] and [120]. It is obvious that the transconductor based on BD
_
QFG 
technique has the best trade
_
off between ultra
_
LV LP and bandwidth.  
Tab. 2.15.  Performance comparison of BD_QFG transconductor with other transconductors 
based on BD and QFG techniques. 
Properties 
BD [56] 
 
QFG [116] 
 
GD [119] 
 
GD [120] 
 
Proposed 
BD
_
QFG 
Technology (µm) 0.35 0.5 0.5 0.35 0.18 
Voltage supply (V) 1 3.3 ± 2.5 3.3 ± 0.3 
Power consumption 
(µW) 
200 230 5700 10500 18 
Input impedance 
(GΩ) 
_ _ _ _ 118 
Output impedance 
(MΩ) 
_ _ _ _ 10 
Gm (µA/V) 100 250 34-105 70-160 1-40 
Bandwidth (MHz) 10 12 _ _ 14 
Obtained results Simulated Measured Simulated Measured Simulated 
Finally, based on the upper mentioned discussion yields that using the BD
_
QFG MOST 
offers mainly the following advantages:  
1. High transconductance value closed to the GD one, resulting in increase of the 
bandwidth and reducing the input referred noise of the proposed circuit.  
2. Ultra_LV LP operation capability,  
3. Simple circuitry and  
4. Extended input voltage range nearly rail_to_rail.  
It is worth mentioning here that the presented technique of the proposed CMOS shown in 
this sub
_
chapter was registered as a national utility model application by Industrial Property 
Office in the Czech Republic. In addition, it was also registered as a patent [45] and [46]. 
Moreover, it was also published in Circuits Systems and Computers Journal IF: 0. 238 [47].  
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2.1.7 High_Precision GD_CCCDBA  
The current controlled CDBA is a four terminal active element whose symbol is shown in Fig. 
2.56 (a) whereas its equivalent circuit is shown in (b) [27]. The characteristics of the 
CCCDBA can be described as: 
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where Rp and Rn are the internal parasitic impedances of the p and n current input terminals, 
respectively. Although, these impedances are usually undesired, the circuit designer could 
make use of them to replace passive resistors in many applications. The values of these 
internal parasitic impedances are equal and adjustable by the external bias current IB. 
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  (a)       (b) 
Fig. 2.56. Symbol of CCCDBA (a) and its equivalent circuit (b). 
The proposed MOS structure of the CCCDBA is presented in Fig. 2.57 [121], and it has 
two structure improvements. Firstly, using the cascode current mirror technique to increase 
the linearity between the mirrored currents, also to increase the impedance of the z terminal. 
Secondly, the buffer stage between the z and w terminal is realized by class AB output stage 
op
_
amp, enabling the structure of the CCCDBA to drive a load with very low resistance.    
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Fig. 2.57. Proposed MOS structure of CCCDBA [121]. 
A straightforward circuit analysis of Fig. 2.57 brings to the following expression of the 
p terminal impedance:  
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where gm2 and gm6 denote the transconductances of M2 and M6 transistors, respectively. If M2 
and M6 are assumed to be matched, then:  
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Similarly, the intrinsic resistance at n terminal which can also be expressed by: 
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where gm3 and gm7 denote the transconductances of M3 and M7 transistors, respectively. If M3 
and M7 are assumed to be matched, then:  
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       (2.69) 
where , Cox, W and L are respectively surface mobility, oxide capacitance, channel width and 
length of MOS transistors (M2 and M6) (M3 and M7). It is obvious from (2.67) and (2.69) that 
the intrinsic resistances Rp and Rn can be tuned independently by the bias current IB. 
The simulation results of the proposed CCCDBA are shown in Figs. 2.58 to 2.61. The 
voltage supply VDD = 
_
VSS = 2 V. The simulations are carried out by SPICE simulator using 
0.18m n_well CMOS technology; its SPICE model parameters are available in [122]. The 
transistors aspect ratios are as follows: for M1
_
M23, Mb1
_
Mb10 all PMOS have W/L=20/0.3 and 
all NMOS have 8/0.3. Transistors M25
_
M26 have 20/1, M27
_
M28 have 10/3, M29 has 40/3, 
M30
_
M31 have 50/0.5, M32
_
M33 have 140/0.5, Mb11
_
Mb14 have 4/3, Mb15
_
Mb16 have 8/3, 
Rb = 10 kΩ, RVF = 1 kΩ, Cc = 0.3 pF and IVF = 50 μA. Fig. 2.58 shows the dependence of p 
and n terminal internal resistances on the bias current IB. The values of these resistances Rp 
and Rn are identical and lie in range of 464 Ω to 8.235 MΩ for bias current IB in range of 
100 µA to 0.001 µA. It is evident a wide tuning range available for these internal resistances. 
       
Fig. 2.58. Resistances of p and n terminals versus the bias current IB. 
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The frequency responses of current gains Iz/Ip and Iz/In for IB = 10 µA are shown in Fig. 
2.59. Both current gain magnitudes Iz/Ip and Iz/In are unity up to high frequencies and their 
_
3dB bandwidths are 110 MHz and 155 MHz, respectively.  
            
Fig. 2.59. Frequency responses of current gains Iz/Ip and Iz/In. 
The DC curves Iz versus Ip and In for IB = 10 µA are shown in Fig. 2.60. Thanks to using 
the cascode current mirror technique the proposed circuit possesses high linearity between Iz 
versus Ip and In, where the current transfer error is less than 0.19 %.   
        
Fig. 2.60. DC curves Iz versus Ip and In. 
The frequency dependence of the parasitic impedance of w terminal is shown in Fig. 
2.61. It is obvious that the value of this parasitic impedance Zw has a nearly zero value at low 
frequency (as low as 12 mΩ). Furthermore, due to using the class AB op_amp as a buffer 
stage, the w terminal is capable to drive a load with very low resistance e.g. 50 Ω with error 
less than 0.19 % for voltage range from [
_
200 to 200] mV. However, this MOS structure 
provides precision, large dynamic range, wide bandwidth and has the capability to drive a 
load with very low resistance, etc. 
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Fig. 2.61. Frequency dependence of parasitic impedance of w terminal. 
It is worth mentioning here that our CMOS structure presented in this sub
_
chapter is 
already published in Analog Integrated Circuits and Signal Processing Journal [121], with 
Impact Factor IF: 0. 553.  
2.1.8  High_Precision GD_VDBA 
The circuit symbol of VDBA is shown in Fig. 2.62, where P and N are the input terminals [2]; 
Z and W are the output ones. Hence, Z is the current output terminal; current through Z 
terminal follows the difference of the voltages at P and N terminals by transconductances gm. 
Voltage of W terminal follows the voltage of Z one. The electronically tunable VDBA has 
advantage over the conventional one by possible controlling of gm through the bias current IB.  
VDBA
P
N Z
W
VP
VN
VZ
IZ
VW
IN
IP
IB
IW
 
Fig. 2.62. The circuit symbol of the VDBA. 
The characteristics of ideal VDBA can be described as follows: 
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Fig. 2.63 shows the non
_
ideal model of VDBA, where ZP, ZN, ZZ and ZW denote the 
parasitic impedances of P, N, Z and W terminals, respectively, and β is the voltage transfer 
between the W and Z terminals of the VDBA.  
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Fig. 2.63. The circuit symbol of the non_ideal VDBA. 
Taking the non
_
idealities and the influence of parasitic impedances of the VDBA into 
account, the relationship of the terminal voltages and currents given with Eq. (2.70) can be 
rewritten as: 
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The resistive behavior at lower frequencies and capacitive behavior at higher frequencies 
are the attributes of each P, N and Z terminals. Therefore, the total P, N and Z terminal 
parasitic impedances consist of a parallel combination of a parasitic resistance RP,N,Z and a 
capacitance CP,N,Z , respectively. The value of each parasitic capacitance CP,N,Z can be 
determined by the formula: 
                                                    
ZN,P,3dBZ,N,P,
ZN,P,
2
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    (2.72)
 
where fP,N,Z,-3dB denotes the 
_
3 dB cutoff frequency of ZP,N,Z, respectively.  
The resistive behavior at lower frequencies and an inductive behavior at higher 
frequencies are the attributes of the output voltage terminal W. The total W terminal parasitic 
impedance ZW then consists of a serial combination of parasitic resistance RW and parasitic 
inductance LW.  
The value of LW can be determined by: 
                          3dBW,
W
W
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f
R
L

                (2.73) 
where fW,+3dB denotes the +3 dB cutoff frequency of ZW. 
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The transconductance gm(s) can be assumed as: 
gm
m
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                         (2.74) 
where gm0 is the value of OTA transconductance at low frequencies, and ω represents its 
corresponding pole frequency. 
The voltage transfer of the VDBA is given by β (s): 
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(2.75) 
where β0 is the value of the voltage transfer at low frequencies, and ωβ represents the 
corresponding pole frequencies. 
It is important to state that the non
_
ideal properties of VDBA exhibit some discrepancies 
from the ideal one because of the aforementioned parasitic impedance influences. To tackle 
this problem the interior implementation of the circuit should be designed in a good manner.  
The characteristics of the proposed circuit have been verified using PSpice simulations, 
the CMOS
_
based VDBA is simulated using the schematic implementation shown in Fig. 2.64 
[123]; As far as the author’s knowledge, the implementation of the proposed VDBA has the 
best attractive results related to a wide range of transconductance tunability, input voltage 
terminals with very high impedance and voltage output terminal with nearly zero impedance. 
Assuming that all CMOS transistors operate in the saturation region with DC power 
supply voltages equal to VDD = –VSS = 2 V, and bias currents equal to IB = 120 µA and IVF = 
50 µA. The transistors M1
_
M4, Mb1
_
Mb10, Rb1 and IB form the input stage of the proposed 
VDBA element with its bias circuit. Current through Z terminal follows the difference of the 
voltages at P and N terminals by transconductances gm. Since terminals P and N are connected 
to gate terminals of M1
_
M4 then they show finite impedance and the current is severely 
hindered. To maintain a precise voltage drive capability with low output impedance a voltage 
follower with class AB output stage is utilized, therefore the voltage at W terminal track the 
voltage of Z terminal precisely, the voltage follower with its bias circuit consists of M5
_
M13, 
Mb11
_
Mb16 and Rb2 and IVF. The Cc is used as miller compensation capacitor to guarantee good 
transient response of the VDBA. Tab. 2.16 shows the dimensions of the CMOS transistors. 
Tab. 2.16. Component values and transistor aspect ratios. 
Transistors W/L [µm/µm] 
M1, M2 12/3 
M3, M4 41/3 
 Mb1
_
Mb6 10/1.5 
 Mb7
_
Mb10 4/1.5 
M5, M6 20/1 
M7, M8 10/3 
M9 40/3 
M10, M11 50/0.5 
M12, M13 140/0.5 
Mb11
_
Mb16 4/3 
Rb1 = Rb2 = 1kΩ, Cc = 2pF 
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Fig. 2.64. CMOS structure of VDBA [123]. 
To show the simulation results of VDBA, several simulated plots are illustrated in this 
section. The frequency responses of Z terminal impedances with varying the bias current for 
values IB= [0.001, 0.01, 0.1, 1, 10, 100] µA are shown in Fig. 2.65. The values of these 
impedances at low frequency RZ have the values of [640 M, 85.19 M, 11.6 M, 2.24 M, 0.833 
M, 0.6 M] Ω, respectively. It is evident that with varying IB, the Z terminal still possesses a 
high impedance values. 
 
Fig. 2.65. Frequency responses of Z terminal impedances with varying bias current IB. 
Fig. 2.66 demonstrates that the output W terminal possesses extremely low value 
impedances which is nearly zero at low frequencies i.e. 0.016 Ω. 
Reporting the AC characteristics of OTA and transconductance control with various bias 
current IB are given in Fig. 2.67. The frequency responses of gm with varying the bias current 
for values IB= [0.001, 0.01, 0.1, 1, 10, 100] µA. The values of these transconductance at low 
frequency have the values of [14.5 n, 139.36 n, 1.3 µ, 11.78 µ, 79.1 µ, 270 µ] S, respectively.  
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Fig. 2.66. Frequency responses of W terminal impedances.  
      
Fig. 2.67. AC characteristics of OTA and transconductance control with various bias current IB. 
Fig. 2.68 shows the variation curves of DC output voltage VW with respect to the voltage 
at Z terminal, and voltage tracking error Δ=VW 
_
VZ for various loads connected between W 
terminal and ground i.e. Rload =50 Ω, 100 Ω and 150 Ω. It is notable that the proposed CMOS 
structure is capable even to drive very low value of load resistance and not remarkably 
affecting the voltage accuracy between Z and W terminals, e.g. with VZ range ±250 mV the 
voltage tracking errors is below 380 µV.  
The simulation results of the proposed VDBA are shown in Tab. 2.17.  
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Fig. 2.68. DC curves VW versus VZ and voltage tracking error Δ=VW
_
VZ for various loads Rload = 
50 Ω, 100 Ω, 150 Ω. 
The simulation results emphasize the high linearity and high performance of the 
proposed VDBA circuit in terms of superior input/output resistances and wide gm tunability. 
Tab. 2.17. Simulation results for the VDBA 
Characteristics Simulated results 
Quiescent power consumption 1.4 mW 
gm value 79 µS 
_
3 dB bandwidth gm 69 MHz 
Voltage gain VW/VZ 1 
_
3 dB bandwidth VW/VZ 49.5 MHz 
Nodes P and N parasitic impedances 274 GΩ, 1.4 pF 
Node Z parasitic impedance 833 kΩ, 60 fF 
Node W parasitic impedances 0.016 Ω, 70 nH 
Measurement condition: VDD = –VSS = 2 V, IB = 120 µA, IVF = 50 µA 
It is worth mentioning here that our CMOS structure presented in this sub
_
chapter is 
already published in IEEE Conference [123].  
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2.1.9 Sub_Conclusion 
The limitations of Op
_
Amp led to the development of active elements. First active element is 
so
_
called OTA which is a voltage to current convertor. Inherent capability of OTA with its 
output current getting controlled by the external bias current, makes it very productive in 
many application designs.  
However, in this chapter new design of well_known active elements are presented, where 
most of them have been designed by utilizing LV LP techniques. CMOS internal structure 
with simulation plots are proposed to verify the behavior of the presented active elements.  
In section 2.1.1 the LV LP CCII± based on BD folded cascode OTA with extended input 
common
_
mode voltage range was introduced; This CCII± utilizes BD differential pairs to 
obtain a nearly rail
_
to
_
rail input stage at a low supply voltage. The proposed conveyor 
operates at a low supply voltage of ±400 mV with a reduced power consumption of only 64 
µW. The main advantages of the proposed circuit are design simplicity, LV, and LP 
consumption. Furthermore, the conventional MOS transistor is used to model the BD 
transistor. The other characteristics of the proposed LV LP CCII± are low resistance at 
terminal X, acceptable operation speed, and high precision in voltage and current transfers. 
The circuit exhibits a better trade
_
off between speed on the one hand and precision and 
ultra
_
LP consumption on the other hand. 
In section 2.1.2 LV ultra
_
LP class AB CCII+ based on FG folded cascode is presented; 
the main features of the proposed conveyor are design simplicity and rail
_
to
_
rail input voltage 
range at a low supply voltage of ±0.5 V. The proposed conveyor has a reduced power 
consumption of only 10 µW. Thanks to these features, the proposed conveyor could be 
successfully employed in a wide range of LV LP analog signal processing applications. The 
notable improvement in the proposed FG
_
CCII+ highlights the benefits of utilizing FG 
differential pairs, folded cascode, cascoded current mirror technique and class AB output 
OTA stage. However, it is demonstrated that high values of FG MOST transconductance 
could be obtained at the cost of higher values of the bias current; this implies a trade
_
off 
between higher bandwidth and reduced power consumption. This inconvenience is not a 
serious problem especially when LV and LP are the desired aim; furthermore, there are many 
signals whose main feature is a low frequency range, for example biological signals. 
In section 2.1.3 LV ultra_LP QFG CCII± is presented. The proposed circuit operates at a 
very low supply voltage of only ±0.4 V with rail_to_rail voltage swing capability and a total 
quiescent power consumption of mere 9.5 µW. Further, the proposed circuit is not only able 
to process the AC signal as it is usual at QFG transistors but also the DC which extends the 
applicability of the proposed circuit. The LV supply, rail
_
to
_
rail voltage swing capability, 
high
_
precision, extremely LP consumption and design simplicity make our proposed circuit 
unique in comparison with published circuits up to now.  
Since many new designs of CCII were exhibited in this thesis then other interesting 
active elements were exhibited as well. 
In section 2.1.4 LV ultra
_
LP FG DVCC based on folded cascode OTA with only one 
differential pairs is presented. The main features of the proposed conveyor are design 
simplicity, good linearity, rail
_
to
_
rail input voltage swing capability at a LV supply of ±0.5 V 
and ultra
_
LP consumption of mere 10 µW, low input impedance and high output impedance at 
X and Z terminal, respectively. Thanks to these features, the proposed circuit could be 
successfully employed in a wide range of LV ultra
_
LP analog signal processing applications. 
In section 2.1.5 LV LP BD
_
DBeTA is presented. This universal active element DBeTA 
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possesses rail
_
to
_
rail voltage swing capability at a LV supply of ± 400 mV and merely 
consumes 62 µW of power. The proposed circuit is a universal active element that offers more 
freedom during the design of current
_
, voltage
_
, or mixed
_
mode applications. 
In section 2.1.6 Ultra
_
LV BD
_
QFG Transconductor is presented. The aim of this 
presentation is to offer new technique for analog circuit design implementation able to 
compete with pleasurable behaviors of the conventional GD transistor with extra benefit that 
the whole circuit is working under LV LP area. The LV supply, LP consumption and the wide 
dynamic range are the main attractive features of the proposed circuit. 
However, to make this thesis versatile and to show that there are some applications don’t 
really need LV LP features then new design of GD active elements were proposed in this 
thesis. 
In section 2.1.7 high performance CCCDBA is presented; The MOS structure of the 
CCCDBA ensures precision, large dynamic range, wide bandwidth and has the capability to 
drive a load with very low resistance. 
In section 2.1.8 a promising structure of a new CMOS VDBA favorable to be applied in 
VM is presented; the proposed VDBA possesses high/low input/output impedance and 
electronic tunability of its transconductance value. As far as the author’s knowledge, the 
implementation of the proposed VDBA has the best attractive results related to a wide range 
of transconductance tunability, input voltage terminals with very high impedance and voltage 
output terminal with nearly zero impedance. 
However, all of the presented active elements are further used in this thesis for various 
filter and oscillator designs.  
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2.2 Filters and Oscillators Applications 
Filter circuit plays a significant role in analog and digital signal processing and their aim is to 
process a signal in a specified band of frequencies. However, first proposed filters employing 
op
_
amps suffer from the well
_
known limitations of op
_
amp
_
based circuits such as frequency 
limitations, the use of a large number of passive elements and lack of electronic tuning. 
Therefore, to eliminate these disadvantages, active elements have appeared to be used for 
filter design [77] and [78]. 
The oscillators that generate sinusoidal waveform are extremely useful for several 
systems for example, in telecommunication, instrument and measurement system, power 
electronics etc. Especially, the oscillators that provide two sinusoidal signals with 90 degree 
phase difference are frequently used in telecommunication system for quadrature mixer, 
single sideband generator etc. [81], [82] and [83].  
However, to validate the functionality of the aforementioned CMOS circuits, thus, this 
chapter illustrates their usages in interesting applications i. e. filters and oscillators as follows: 
 Current mode multifunction filter as an application of the BD_CCII±. 
 Current mode quadrature oscillator as an application of the FG_CCII+. 
 Current mode quadrature oscillator as an application of the QFG_CCII. 
 Voltage mode multifunction filter as an application of the FG_DVCC. 
 Voltage mode oscillator as an application of the BD_DBeTA. 
 Voltage mode multifunction Gm_C filter as an application of BD_QFG transconductor. 
 Electronically tunable voltage mode quadrature oscillator as an application of the 
GD
_
CCCDBA. 
 Voltage mode multifunction filter as an application of GD_VDBA. 
All of these applications circuits are new and presented in Intentional Journals with high 
impact factor. The SPICE simulations confirm the feasibility of all proposed circuits and 
results are in good agreement with theory. 
2.2.1 Current Mode Multifunction Filter Based on BD
_
CCII±  
As an application example of our novel BD
_CCII± with extremely LV and LP, we have 
chosen a frequency filter, because these circuits are widely used in many signal processing 
systems. The filter is suitable for LV LP systems that do not require a high frequency range, 
e.g. biological signal processing. 
The structure is shown in Fig. 2.69. It is a current mode second order multifunction filter 
with single input and multiple outputs [38]. It provides five types of frequency response 
simultaneously, namely LP, HP, BP, NH (Notch), and AP without the necessity of modifying 
the circuit structure or its elements. The desired response is achieved by selecting a suitable 
output current (or sum of currents) while input remains the same. 
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Fig. 2.69. Second order current mode multifunction filter [38]. 
The filter outputs are on terminals Z of conveyors and thus they are of high
_
impedance. 
All passive elements are grounded, which is advantageous for integrated implementation. 
Only resistors are connected to terminals X, which partially enables the compensation of 
internal impedance of these terminals, since the resistive component dominates in this 
impedance. 
The proposed multifunction filter operates as:  
LP filter with the transfer function 
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HP filter with the transfer function 
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BP filter with the transfer function 
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NH filter with the transfer function 
   
254153421
2
253421
2
IN
OUT2
IN
NH
RCRsRCCRRRs
RCCRRRs
I
I
I
I


                       (2.79) 
And AP filter with the transfer function: 
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The following relations are valid for the pole frequency and the quality factor: 
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It is apparent that Q0 can be set independently of 0 by changing R2.  The pole frequency 
can be set by varying R1 and/or R4, which causes also the change of Q0. If the quality factor is 
to stay constant, this can be reached by modifying R2 at the same time. 
By substituting the numerical values C3 = C5 = 1 nF, R2 = R4 = 11.2 kΩ, and R1 = 22.5 
kΩ in equations (2.81) and (2.82) we obtain the numerical values of the pole frequency and 
the quality factor. The quantities are f0 = 10 kHz and Q = 0.707 (Butterworth approximation). 
The results of simulations in PSpice in Fig. 2.70 are in agreement with these values. 
   
Fig. 2.70. Simulated frequency responses of the filter. 
Fig. 2.71 shows the BP filter response to harmonic signal. THD of the output signal is 
0.11 % at 10 kHz and 3 µA amplitude of the input signal. Fig. 2.72 shows setting the quality 
factor values to 0.5, 1.26, and 1.89  by R2.  
           
Fig. 2.71. Input and output waveforms of the BP response with amplitude 3 μA and f = 10 kHz.  
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Fig. 2.72. Tuning of the BP characteristic of the universal filter for R2 = 8 kΩ, 20 kΩ and 30 kΩ.  
 
       
Fig. 2.73. Gain and phase response of the AP filter. 
Fig. 2.73 shows the magnitude and phase characteristics of the AP filter, while Fig. 2.74 
shows the AP filter response to harmonic signal. THD of the output signal is 0.13 % at 10 
kHz and 3 µA amplitude of the input signal. Moreover, the total power consumption of the 
filter is 200 µW.   
The conveyor gains and terminal impedances can be expressed symbolically as illustrated 
by (2.2). The ideal case is  = 1, 1 = 2 = 1, ZX = 0 , YZ = 1/ZZ = 0 S, and YY = 1/ZY = 0 S 
(the complex variable (s) is omitted in the following relations). 
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Fig. 2.74. Input and output waveforms of the AP response with amplitude 3 μA and f = 10 kHz. 
In practice, there are many factors that may cause the deviations of the conveyor gain 
values , 1, and 2 from the ideal one. For example, an improper circuit design or possible 
technological mismatches in the circuit cause deviations from the expected values. 
Furthermore, the undesirable parasitic impedances of the proposed circuit play a role in these 
deviations at higher frequencies. However, some of these factors could be minimized by 
suitable circuit design and a careful layout that minimizes the mismatch between critical 
components. During the design of the BD
_CCII± all the above mentioned considerations have 
been taken in account, simulation results of the Monte Carlo and temperature analyses 
confirm that these deviations would be very small and can be neglected. 
To show the influence of the conveyor gains on the filter, we can rewrite the relations for 
filter transfer functions, pole frequency and quality factor. We assume that the gains are equal 
for all three conveyors.  
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Similarly we could express these relations for non
_
ideal parasitic impedances of 
conveyor terminals. But when the terminal impedances are expressed by their resistive, 
capacitive, and inductive parts as shown in Fig. 2.1, the symbolic representation is complex 
and it is not clear what happens with the transfer value. Thus we decided to compute only the 
pole frequency and the quality factor for RX, which is usually the most critical CCII 
parameter, and for CY and CZ. 
          
    ZY5ZY3X4X1
0
22
1
CCCCCCRRRR 
              (2.90) 
         
 
   ZY541
ZY3
20
22
CCCRRRR
CCC
RRQ
XX
X


                         (2.91) 
It can be seen that the original values of filter resistances are simply increased by the RX 
resistance and filter capacitances are also increased by the respective terminal capacitances 
parallel to them. This causes a decrease of 0. The influence of RX, CY, and CZ on the quality 
factor is not explicit and depends on the concrete values of filter elements. Further, it was 
found that the non
_
ideal resistance of X terminal and capacitances of Y and Z terminals 
modify neither the filter order nor the pass
_
band gain of the filter. The values of other 
parasitic components (LX, RZ, and RY) reached by our conveyor have a negligible effect on 
the filter behavior. 
Relative sensitivities of the pole frequency and the quality factor to the passive and active 
element parameters were computed as follows  
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Sensitivities to other parameters of passive and active elements not included in these 
relations are zero. The filter exhibits good sensitivity performance, all the sensitivities are less 
than or equal to unity. 
It is worth mentioning here that our filter application presented in this sub
_
chapter is 
already published in Microelectronic Journal [38] with Impact Factor IF: 0. 919. 
2.2.2 Current Mode Quadrature Oscillator Based on FG_CCII+  
As an application example of the introduced LV LP FG
_
CCII+ we have designed a current 
mode quadrature oscillator with dual output FG
_
CCII+ as shown in Fig. 2.75. This circuit 
generates two harmonic currents with a 90° phase shift. Quadrature oscillators are frequently 
used circuits, e.g. in telecommunications for quadrature mixers, digital modulation 
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modulators and demodulators, etc. The circuit proposed employs five passive elements, four 
of them are grounded, which is advantageous for integrated implementation [43]. One of the 
oscillator outputs IO2 is of high impedance since it is at the second Z+ terminal of conveyor 
whereas the other output current must flow into the ground. This problem could be solved by 
using a current buffer.   
Y
FG-CCII+ 
X
Z1+
Z2+
R2
C2
R1 C1
Io1
R3
 
Fig. 2.75. Quadrature oscillator based on LV LP FG_CCII+ [43]. 
The characteristic equation (CE) of the oscillator is:  
        
  0231232221221132121
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(2.94) 
The oscillation condition and oscillation frequency 0 can be written as: 
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It is apparent that oscillation condition (2.95) can be set by the resistance R2 without 
affecting the oscillation frequency 0. To tune the oscillation frequency independently of the 
oscillation condition, we can change one or multiple parameters from the group C1, C2, R1, R3 
while varying R2 simultaneously to meet oscillation condition (2.95). 
The following relation is valid between the two output currents 
       2
90
2102211 O
j
OO IeRCIRsCI
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(2.97) 
This means that the phase difference between IO1 and IO2 is ideally 90° under sinusoidal 
steady state, i.e. the output currents are in quadrature. The amplitude transfer ratio 0C1R2 
between output currents can be set maximally to 0.5 while maintaining the oscillation 
condition but the passive element parameters are very spread in this case. With a more 
suitable choice of resistances and capacitances, C1 = C2 and R1 = R3, the amplitude ratio is 
1/3. The output amplitudes can be equalized by lowering the conveyor current transfer 
between X and Z2+ to one third. 
The non
_
ideal behavior of the conveyor can be expressed by the following relations: 
   YX
VV  , X1Z1 II  , X2Z2 II      (2.98) 
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Ideally, the value of transfer coefficients β, 1, and 2 is positive unity. Voltages are 
referenced to the ground and currents flow into the conveyor. The CE is modified to: 
  02131232221221132121
2  RRRCRRCRRCRRCsRRRCCs 
 
(2.99) 
The oscillation frequency remains unchanged and the modified oscillation condition is 
expressed as: 
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(2.100) 
The oscillation frequency sensitivities to the active element transfer coefficients are thus 
zero and the sensitivities to the passive element parameters have an optimal magnitude of 1/2: 
  2
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 RRCCS       (2.101) 
To verify the functionality of the proposed oscillator and the theoretical results, PSpice 
simulation was carried out. The passive element parameters were chosen C1 = C2 = 1 nF, R1 = 
R3 = 15 920 ,  and R2 = 5 260 , which is slightly lower than the value 5 305  computed 
from oscillation condition (15). This is to ensure that the oscillations would start. The 
theoretical oscillation frequency is f0 = 0/2 = 10 kHz.  
The waveforms of the output currents are shown in Fig. 2.76, while Fig. 2.77 shows the 
spectrum of the oscillator output currents. 
 
Fig. 2.76. Waveforms of the oscillator output currents. 
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Fig. 2.77. Spectrum of the oscillator output currents. 
The simulated oscillation frequency obtained from the simulation results is 9.4 kHz. The 
difference from the desired value of 10 kHz is relatively small and it is caused by the limited 
frequency bandwidth of the current transfer between conveyor terminals X and Z. The THD is 
0.66 % for IO1 and 0.34 % for IO2. The total power consumption of the proposed oscillator is 
only 14 µW. 
It is worth mentioning here that our oscillator application presented in this sub
_
chapter is 
already published in Circuits Systems and Signal Processing Journal [43] with Impact Factor 
IF: 0. 817. 
2.2.3 Current Mode Quadrature Oscillator Based on QFG_CCII±  
As an application example of the proposed LV LP QFG
_
CCII we have designed a current 
mode quadrature oscillator as shown in Fig. 2.78 [44]. The circuit generates two harmonic 
signals with a 90 degree phase shift.  
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Fig. 2.78. Quadrature oscillator with LV LP class AB CCII [44]. 
The quadrature oscillator employs two conveyors CCII± with multiple output terminals. 
The negative output terminals (Z
_
) of these conveyors have been obtained simply by 
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connecting the proposed CCII+ with a current follower (formed by another CCII+ with the Y 
terminal grounded), as presented. The other Z
_
 terminal has been created simply by the 
current mirror technique.  
The oscillator employs five passive elements; all of them are grounded, which is 
advantageous for integrated circuit implementation. Both of the circuit outputs are of high 
impedance and thus the oscillator can be loaded by arbitrary finite impedance. The 
characteristic equation (CE) of the oscillator is:  
                                 01123232121
2  RRRRsCRRRCCs             (2.102) 
The oscillation condition and oscillation frequency 0 can be written as: 
                                                               12 RR                 (2.103) 
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It is apparent that the oscillation condition (2.103) can be set by the resistance R1 without 
affecting the oscillation frequency 0. To tune the oscillation frequency independently of the 
oscillation condition, we can change one or multiple parameters from the group C1, C2, R3. 
The following relation is valid between the two output currents: 
                                            2
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              (2.105) 
This means that the phase difference between IO1 and IO2 is ideally –90 degrees under 
sinusoidal steady state, i.e. the output currents are in quadrature. The amplitude ratio of output 
signals is:  
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With the resistances and capacitances chosen as C1 = C2 and R2 = R3, the output 
amplitudes are equal. 
The gains and terminal impedances of the single output conveyor can be expressed 
symbolically as illustrated by (2.2). It is easy to extend the equation to the multiple output 
CCII that is used in the oscillator. The current gain between X and Z+ will be labeled as + 
and between X and Z– as -. The internal impedances of positive and negative Z terminals 
will be considered equal (ZZ). The ideal case is  = 1, + = –- = 1 (the complex variable (s) 
at the gains will be omitted below), ZX = RX + sLX = 0 , YZ = 1/ZZ = 1/RZ + sCZ = 0 S, and 
YY = 1/ZY = 1/RY + sCY = 0 S. We assume that the non
_
idealities are equal for both conveyors. 
Simulations have shown that it is enough to take into account only the following parts of 
conveyor internal impedances: RX, CY, and CZ. Other parts do not have any significant 
influence on the oscillator behavior or are close to their ideal values due to the proper 
conveyor design.  
To show the influence of the conveyor non
_
idealities (gains and impedances) on the 
oscillator, we can rewrite the characteristic equation: 
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The oscillation condition is expressed as: 
                                                  
 1X2 RRR                        (2.108) 
The oscillation frequency is modified to: 
                          
    X3X2YZ2YZ1
0
2 RRRRCCCCCC 

 

                 (2.109)                                                                          
 
The oscillation condition can be still set by the resistance R1 independently of the 
oscillation frequency. The influence of conveyor gains is clearly apparent from the relations. 
It is also seen that the original values of oscillator resistances R2 and R3 are simply increased 
by RX, and filter capacitances are also increased by the respective terminal capacitances 
parallel to them. This causes a decrease of 0. But it is easy to pre
_
distort the original 
parameters of passive oscillator elements to compensate for the influence of the parasitic 
impedances of the conveyor in question.  
To verify the functionality of the proposed oscillator and the theoretical results, a PSpice 
simulation was carried out. The passive element parameters chosen were C1 = C2 = 1 nF, R2 = 
R3 = 15 920 , and R1 = 16 k, which is slightly higher than the value 15 920  computed 
from oscillation condition (2.103). This is to ensure that the oscillations would start. The 
theoretical oscillation frequency is f0 = 0/2 = 10 kHz.  
The growing oscillations and the steady
_
state waveforms of the output currents are 
shown in Figs. 2.79 and 2.80, respectively. Fig. 2.81 shows the spectrum of the oscillator 
output currents.  
       
Fig. 2.79. Growing oscillations of the quadrature oscillator output currents. 
The simulated oscillation frequency is in agreement with the theoretical value. The THD 
is 0.20 % for IO1 and 0.43 % for IO2. The total power consumption of the proposed oscillator is 
only 33 µW.  
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Fig. 2.80. Steady_state waveforms of the quadrature oscillator output currents. 
     
Fig. 2.81. Spectrum of the oscillator output currents. 
It is worth mentioning here that our oscillator application presented in this sub
_
chapter is 
already published in Radioengineering Journal [44] with Impact Factor IF: 0. 739. 
2.2.4 Voltage Mode Multifunction Filter Based on FG_DVCC  
To show the features of the proposed FG
_
DVCC, a multifunction filter shown in Fig. 2.82 has 
been designed. The circuit topology bases on the idea of Akerberg
_
Mosseberg structure, e.g. 
the internal loops with integrators are always realized by two active elements, which provide 
better phase compensation of the filter when high frequency effects of the active elements are 
considered [78]. 
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Fig. 2.82. Multifunction voltage mode filter using DVCCs [62]. 
The filter from Fig. 2.82 is of the SIMO (Single Input Multiple Output) type and provides 
following voltage transfers [62]: 
                                     
432211421
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321
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GGG
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V
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                       (2.110) 
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V
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432421
2
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GGGGCCs
V
V
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BR
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
                 (2.113) 
Hence, the filter can be used to obtain a LP, BP, HP, and BR response. Note, that the 
input impedance of the proposed filter is theoretically infinitely high. It is expected to connect 
such a filter to other VM functional blocks having also at least high impedance input. If this is 
not the case, in the outputs of the proposed filter additional voltage buffers have to be used to 
avoid the unwanted influence of other connected blocks. 
From (2.110)
 _ 
(2.113) the quality factor Q and natural frequency ω0 can be derived as: 
                                           
12
23
1
4
CG
CG
G
G
Q  , 
21
32
0
CC
GG
                  (2.114) 
If G2 = G3, the quality factor Q can be adjusted by G1 and/or G4 without affecting natural 
frequency, and similarly varying G2 and G3 (G2 = G3) the ω0 can be tuned without changing 
the value of Q. 
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Assuming the non
_
idealities of the FG
_
DVCC, the voltage and current transfers of the active 
element can be defined as: 
                 2211 YYX vvv   , XZ ii                                    (2.115) 
 
It can be proved that in the denominator no additional terms appear and therefore, the 
structure can be assumed as always stable. Anyway, the quality factor and natural frequency 
affected by the non
_
idealities of the FG
_
DVCCs are given as: 
                           
122
232211
132312
4
CG
CG
G
G
Q



 , 
21
32212211
0
CC
GG
                  (2.116) 
where βjk represents the voltage transfer of the j
th
 voltage terminal (j = 1, 2), and αk represents 
the current transfer of the k
th
 DVCC (k = 1, 2, 3). 
From (2.116) it can be seen, the values of the quality factor and natural frequency are 
deviated by the non
_
unity voltage and current gains of the active elements used. However, it 
can be proved the relative sensitivities of the parameters Q and ω0 to the passive and active 
elements are not larger than unity in absolute value. 
The simulation results of the LP and HP responses are shown in Fig. 2.83. The values 
were chosen as: C1 = C2 = 10 nF, R1 = R4 = 11 kΩ to set the value of Q = 1. For chosen values 
of natural frequency f0 = [0.3, 1, 3] kHz the values of the resistors R2 and R3 have to be 
R2 = R3 = [53.6, 16.2, 5.36] kΩ. 
 
 
Fig. 2.83. LP and HP voltage responses for Q = 1, f0 = [0.3, 1, 3] kHz. 
In Fig. 2.84 the magnitudes of BP and BR responses are shown. The characteristic 
frequency is f0 = 1 kHz (R2 = R3 = 16.2 kΩ, R4 = 11 kΩ) and varying the value of resistor R1 = 
[5.62, 11, 56.2] kΩ the quality factor according to (29) equals Q = [0.5, 1, 5]. 
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     (a) 
 
     (b) 
Fig. 2.84. Simulated (a) BP, (b) BR responses for f0 = 1 kHz, Q = [0.5, 1, 5]. 
Analyzing the simulation results from Fig. 2.83 and Fig. 2.84 the behavior of the 
proposed filter agrees well to the theory. 
To analyze the large signal behavior, the THD of the LP filter has been evaluated. The 
filter was set to Q = 1, f0 = 3 kHz and the THD was evaluated for input signal frequencies 100 
Hz and 1 kHz. Analyzing the graph in Fig. 2.85, for input voltages bellow 520 mV 
peak
_
to
_
peak the THD is lower than 1% if the 100 Hz signal is assumed. For higher 
frequencies, the capacitors in the structure have lower impedances, which cause active 
elements current limitation for lower input signal amplitudes. Therefore, for the 1 kHz input 
signal the THD value rises above 1% already for input voltage 460 mV peak
_
to
_
peak. 
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Fig. 2.85. THD analysis results of the proposed LP filter. 
It is worth mentioning here that our filter application presented in this sub
_
chapter is 
already published in Microelectronic Journal [62] with Impact Factor IF: 0.919. 
2.2.5 Voltage Mode Oscillator Based on BD_DBeTA  
As an application example of the proposed BD
_
DBeTA element we have designed an 
oscillator with voltage output shown in Fig. 2.86 [61]. It employs one active element, two 
resistors and two capacitors. Three passive elements are grounded, which is advantageous for 
integrated implementation. Note that the p
 
terminal is intentionally left unconnected and no 
current flows into it. The yp terminal is grounded in this case. 
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Fig. 2.86. The proposed oscillator based on BD_DBeTA [61]. 
The characteristic equation (CE) of the oscillator is: 
                01set21211set121
2  RCRCRCsRRCCs .           (2.117) 
The frequency of oscillation (FO) and condition of oscillation (CO) can be derived from 
CE as follows: 
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set121
0
1
RRCC
 ,                   (2.118) 
                  0set21211  RCRCRC .                        (2.119) 
The sensitivities to the passive elements of the proposed circuit are low and are given as: 
                                      
2
1
0
set121 ,,,
 RRCCS .                       (2.120) 
To analyze the influence of active element non
_
idealities, let us take into account the 
BD
_
DBeTA equivalent circuit in Fig. 2.36. If we substitute this circuit into the oscillator and 
make some modifications described below, we get the network shown in Fig. 2.87. The 
components that have influence on FO and CO are present only here. Thus the non
_
idealities 
of the unused p and yp terminals are omitted and also the internal impedance of w terminal 
and voltage amplifier with the gain β3 are not present. Internal impedances of n and ge 
terminals are considered resistive for simplicity. The resistance R’set = Rge + Rset includes the 
internal parasitic resistance Rge and the external resistance Rset. The parasitic impedances of yn 
and x terminals are also combined whereas Ryx is the parallel connection of Ryn and Rx, and 
Cyx is the parallel connection of Cyn and Cx. The gains of the current and voltage amplifiers 
are considered frequency independent (α02, β02). 
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Fig. 2.87. The oscillator with non_idealities of BD_DBeTA. 
Reanalyzing the proposed oscillator using the described non
_
ideal model and assuming 
that capacitances C1, C2 are much higher than Cyx, Cz and resistances R1, R’set are much higher 
than Rn and much lower than Ryx, Rz, and α02, β02 are approximately unity, we can rewrite the 
relations for FO and CO: 
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Let us analyze the influence of non
_
idealities on FO. The gains α02 and β02 have only 
negligible influence, as they appear both in numerator and denominator, and they cancel out if 
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parasitic resistances and capacitances have values of ideal case. The increase of the resistance 
Rn causes increase of ω0. The decrease of the resistances Ryx and Rz also causes increase of 
ω0. Finally the increase of the capacitances Cyx and Cz causes decrease of ω0. The difference 
between ideal and non
_
ideal CO is apparent from the relations (2.119) and (2.122). CO is 
influenced mainly by the resistances Ryx and Rz, whereas the capacitances Cyx and Cz have 
much smaller impact. 
To verify the functionality of the proposed oscillator and the theoretical results, PSpice 
simulation was carried out. The passive element parameters were chosen C1 = 1 nF, C2 = 
2 nF, R1 = 20 kΩ, Rset = 9.8 kΩ, which is slightly lower than the value 10 kΩ computed from 
CO. This is to ensure that the oscillations would start. The theoretical oscillation frequency is 
f0 = 8.04 kHz.  
The waveforms of the oscillator output voltage are shown in Figs. 2.88 and 2.89.  
          
Fig. 2.88. Growing oscillations of the oscillator output voltage. 
        
Fig. 2.89. Steady state waveform of the oscillator output voltage. 
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While Fig. 2.90 shows the spectrum of the oscillator output voltage. The simulated 
oscillation frequency 7.98 kHz is in a good agreement with the theoretical value. The THD is 
0.67 % and the total power consumption of the proposed oscillator is only 62 µW. 
 
Fig. 2.90. Spectrum of the oscillator output voltage. 
Circuit parameters variations influence circuit functionality after the fabrication process. 
However, the transistors threshold voltage variation of the proposed BD
_
DBeTA has the most 
important impact in view of the fact that the circuit is working under LV condition and all 
transistors must work in saturation region. Therefore, Monte Carlo analysis of the oscillator 
with 2% variations of the transistors threshold voltage is achieved after hundred runs. The 
results of Monte Carlo analysis for oscillator output voltage waveform and its spectrum are 
shown in Figs. 2.91 and 2.92, respectively, and confirm the circuit functionality.   
             
Fig. 2.91. Monte Carlo simulation with hundred runs for steady
_
state waveform of the oscillator 
output voltage. 
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Fig. 2.92. Monte Carlo simulation with hundred runs of spectrum of the oscillator output 
voltage. 
The symbolical analysis showed that the parasitic resistance of the n terminal would 
probably have the highest influence on the FO from the non
_
idealities under consideration. 
The influence of this resistance on the output waveforms and deviation of frequency is 
demonstrated in Figs. 2.93 and 2.94. 
   
Fig. 2.93. Influence of n terminal resistance on the output waveforms. 
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Fig. 2.94. Influence of n terminal resistance on the deviation of oscillation frequency. 
It is worth mentioning here that our oscillator application presented in this sub
_
chapter is 
already published in Circuits Systems and Signal Processing Journal [61] with Impact Factor 
IF: 0. 982. 
2.2.6 Voltage Mode Multifunction Gm
_
C Filter Based on BD
_
QFG 
Transconductor 
Fig. 2.95 shows a second order Gm
_
C multifunction filter based on two BD
_
QFG 
transconductors and two capacitors to realize the LP, HP and BP responses [47].   
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Fig. 2.95. Second order Gm
_
C multifunction filter based on two BD
_
QFG transconductors and 
two capacitors [47].  
Analysis of the proposed filter circuit yields the following equation: 
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It is clearly obtained from equation (2.123) that: 
 The LP response can be obtained when Vin =Vin-LP and Vin-HP = Vin-BP =0 (grounded). 
 The BP response can be obtained when Vin =Vin-BP and Vin-HP = Vin-LP =0. 
 The HP response can be obtained when Vin =Vin-HP and Vin-LP = Vin-BP =0. 
The following relations are valid for the pole frequency and the quality factor: 
                                                        21m2m10 / CCGG                                 (2.124) 
                                                    )/( 1m22m1 CGCGQ                          (2.125) 
From Eqs. (2.124) and (2.125) it is obvious that if Gm1=Gm2=Gm then the parameter o 
can be controlled by Gm without disturbing Q. Also, the sensitivities of the parameters o and 
Q are calculated as shown in Tab. 2.18 where it is evident that the active and passive 
sensitivities are calculated as 0.5 in magnitude.  
Tab. 2.18. Sensitivities of circuit components. 
X oω
xS   
Gm1 0.5 0.5 
Gm2 0.5 
_
0.5 
C1 
_
0.5 
_
0.5 
C2 
_
0.5 0.5 
Fig. 2.96 shows the frequency and phase responses of the second order Gm
_
C filter 
presented in Fig. 2.95. By setting C1=C2= 20 pF and Rset1=Rset2= 265 kΩ, which yield f0=30 
kHz and Q=1.  It is evident that the simulation results are in agreement with theory. The total 
power consumption of the filter is 37 µW.  
 
Fig. 2.96. The frequency and phase responses of the second order Gm
_
C multifunction filter. 
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Fig. 2.97 shows the THD of the LP filter by applying a sinusoidal signal of various 
amplitudes and frequencies of 1 kHz and 10 kHz. The THD is below 2.5 % for input voltage 
up to 160 mV (peak
_
to
_
peak).  
 
Fig. 2.97. Dependence of the output harmonic distortion of the second order LP filter on the 
input voltage with 1 kHz and 10 kHz. 
It is worth mentioning here that our filter application presented in this sub
_
chapter is 
already published in Circuits Systems and Computers Journal [47] with Impact Factor IF: 0. 
238. 
2.2.7 Electronically Tunable Voltage Mode Quadrature Oscillator Based 
on GD
_
CCCDBA  
As an application of the proposed CCCDBA we introduced the quadrature oscillator shown in 
Fig. 2.98 [121]. The circuit has two low impedance voltage outputs and employs two active 
elements, two capacitances and one resistance. All the passive elements are grounded which is 
advantageous for integrated implementation.  
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Fig. 2.98. Quadrature oscillator based on CCCDBA [121]. 
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Providing that the internal resistances of the p and n terminals of CCCDBA1 are equal 
(Rn1 = Rp1 = R1), the characteristic equation of the oscillator can be written as 
                                         0
1111
212111
2 


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


pRRCCRRC
ss                               (2.126) 
From (2.126) the relations for oscillation condition and frequency can be derived: 
                                                         OC: RR 1                           (2.127) 
                                                 OF: 
2121
1
pRRCC
                           (2.128) 
It is apparent that the OC and OF can be set independently, e.g. by R and Rp2, 
respectively. The resistance Rp2 is adjustable by the current IB2 and thus the oscillator can be 
tuned electronically. 
The sensitivity of the OF to the parameters of passive elements is very low, equal to 
_
0.5.  
The following relation is valid for the output voltages: 
                                                        
22
11
1
2
pO
O
RC
RC
j
V
V
                           (2.129) 
This confirms that the output voltages are shifted by 90° and thus are in quadrature. The 
amplitudes of output voltages are equal if C1R1 = C2Rp2. 
To determine the influence of active element non
_
idealities and parasitic impedances, the 
modified oscillator schematic in Fig. 2.99 will be analyzed. 
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Fig. 2.99. Quadrature oscillator based on CCCDBA with parasitic components. 
The element marked as CCCDBA
*
 has ideal internal terminal impedances and its 
relations for currents and voltages include arbitrary gains: 
                                                          nnppz III   , zw VV                            (2.130) 
Input impedances of p and n terminals have a dominant resistive part which is already 
taken into account as adjustable resistances Rp and Rn. From the parasitic impedance of z 
terminals it is enough to consider the parasitic capacitances Cz1 and Cz2. Output impedance of 
w terminals is very low compared to resistances Rp and Rn (see simulations in next chapter) 
and thus will be considered zero.  
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Under the above conditions the characteristic equation can be rewritten as: 
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The CO and FO change to: 
                                                    OC: 111  pRR                              (2.132) 
                                      OF: 
   212211
2121
pzz
pn
RRCCCC 


                         (2.133) 
It is clear that the parasitic capacitances are added to the external working capacitances. 
Hence it is easy to eliminate their influence simply by decreasing the working capacitance by 
the parasitic one. The influence of current and voltage transfers is also apparent from 
equations (2.132) and (2.133) and can be easily compensated by predistortion of the circuit 
resistances and/or capacitances. 
The simulation results of the proposed quadrature oscillator are shown in Figs. 2.100 to 
2.104. The capacitances were chosen C1 = C2 = 100 pF, bias currents IB1 = IB2 = 5 µA, and R 
= 3.8 k  to set the circuit slightly behind the stability limit.    
The growing oscillations of the quadrature oscillator output voltages are shown in Fig. 
2.100 whereas the steady state waveforms are in Fig. 2.101. The simulated oscillation 
frequency is 419.5 kHz and the THD is 2 % for Vo1 and 1.2 % for Vo2. 
 
Fig. 2.100. Growing oscillations of the quadrature oscillator output voltages. 
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Fig. 2.101. Steady-state waveforms of the oscillator output voltages. 
The spectra of the oscillator output voltages are shown in Fig. 2.102. 
       
Fig. 2.102. Spectra of the oscillator output voltages. 
The possibility of tuning the oscillation frequency by bias current for two values of 
capacitances C1 = C2 = C = 100 pF and 200 pF is seen in Fig. 2.103. The circuit exhibits 
frequency tunability in a wide range. 
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Fig. 2.103. The oscillation frequency versus IB2 for various capacitance values. 
The dependency of THD on the oscillation frequency is depicted in Fig. 2.104. The 
oscillator has minimum THD in the band between 200 kHz and 400 kHz. Here the distortions 
of Vo1 and Vo2 are around 2 % and 1.2 %, respectively. 
      
Fig. 2.104. The variation of THD with the generated frequency. 
Finally, to demonstrate the advantages of the proposed quadrature oscillator over other 
previous oscillators, Tab. 2.19 shows a comparison study between the features of the 
proposed circuit in Fig. 2.98 with several previous VM oscillators. These oscillators are based 
on CDBA [124], [125], [126], [127], [128], [129], [130], [131], [132], [133] and [134] and 
CCCDBA [135], [136], and [137].  
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Tab. 2.19. Comparison between various oscillators using CDBA 
Ref. ABB 
No. 
of 
ABB 
Grounde
d 
Elements 
only 
No. of 
R+C 
Electronic 
Tune 
Independent 
Tune of OF and 
OC 
Quadrature 
Signal 
Low Output 
Impedances 
[135] CCCDBA 2 Yes 0+2 Yes No Yes Yes 
[124] CDBA 2 No 4+4 No No Yes Yes 
[136] CCCDBA 3 Yes 0+2 Yes Yes Yes Yes 
[125] CDBA 2 No 4+2 No Yes Yes Yes 
[137] CCCDBA 3 Yes 0+2 Yes Yes Yes No 
[126] 
ZC-CG-
CDBA 
2 No 3+2 Yes Yes Yes Yes 
[127] CDBA 2 No 3+3 No No Yes Yes 
[128] CDBA 1 No 2+2 No No No Yes 
[129] CDBA 2 No 3+3 No Yes Yes Yes 
[130] CDBA 2 No 3+2 No Yes Yes Yes 
[131] CDBA 2 No 4+2 No Yes Yes Yes 
[132] CDBA 2 No 5+3 No Yes Yes Yes 
[133] CDBA 1 No 3+2 No Yes No Yes 
[134] CDBA 2 No 4+2 No Yes Yes Yes 
This 
work 
CCCDBA 2 Yes 1+2 Yes Yes Yes Yes 
The CCCDBA
_
based quadrature oscillator fulfils all requirements to be attractive, i.e. 
independent control of OC and OF; electronic tunability; minimum number of active and 
passive elements; passive elements are all grounded; output voltage waveforms are obtained 
from low impedance terminals. 
It is worth mentioning here that our oscillator application presented in this sub
_
chapter is 
already published in Analog Integrated Circuits and Signal Processing Journal [121] with 
Impact Factor IF: 0. 553. 
2.2.8 Voltage Mode Multifunction Filter Based On GD_VDBA  
To assure the validity and practical usefulness of the proposed VDBA, this section will 
discuss new interesting filter application. The universal filter is shown in Fig. 2.105 [123].  
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Fig. 2.105. VM Filter application [123]. 
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The transfer function is given as follows: 
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where: 
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The following relations are valid for the natural frequency, the quality factor and 
bandwidth: 
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The simulation results of the filter with C1=C2 = 1 nF and IB1=IB2=IB3= 120 µA are shown 
in Fig. 2.106, where three types of transfer functions are available, namely LP, BP and HP. 
Simulated natural frequency value is 46.9 kHz. It can be clearly said that both simulated and 
theoretical results are close agreement with each other. 
          
Fig. 2.106. Frequency response of the proposed universal filter. 
It is worth mentioning here that our filter application presented in this sub
_
chapter is 
already published in IEEE conference [123]. 
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2.2.9 Sub_Conclusion 
This chapter was devoted to the realization of new interesting applications working on CM or 
VM.  
Section 2.2.1 presents a CM multifunction filter as an application of the BD
_CCII±. This 
filter provides five transfer functions simultaneously, namely LP, BP, HP, NH, and AP. The 
filter has the following properties and advantages: it employs three BD
_CCII±, three grounded 
resistors, and two grounded capacitors, which is suitable for integrated circuit 
implementation. Furthermore, the input signal is connected to the low impedance X terminal 
of the BD
_CCII± whereas the output signals are taken from the high impedance output 
terminals Z+ and Z
_
. Finally, the pole frequency and quality factor of the designed filter are 
tunable independently of each other. However, based on the simulated results, we can 
conclude that the proposed BD
_CCII± can find its way to being used in many LV LP 
applications. 
Section 2.2.2 presents quadrature oscillator as an application of the FG
_
CCII+ utilizing 
only one active element and five passive ones; four of these passive elements are grounded. 
The oscillation frequency is insensitive to the active element voltage and current transfer 
errors. The circuit has one high impedance current output and its condition of oscillation and 
frequency of oscillation can be set independently. PSpice simulations showed a correct 
functionality of the circuit and a low THD. 
Section 2.2.3 shows the proposed LV LP QFG CCII was successfully utilized in a CM 
quadrature oscillator. The circuit exhibits several advantages such as: only grounded passive 
elements are used, high impedance current outputs, and the possibility of independent setting 
of oscillation condition and frequency. Simulations in the PSpice environment verified a 
precise oscillation frequency, low THD and low power consumption. 
Section 2.2.4 demonstrates a multifunction filter as an application of the FG
_
DVCC. The 
circuit topology bases on the idea of Akerberg
_
Mosseberg structure, e.g. the internal loops 
with integrators are always realized by two active elements, which provide better phase 
compensation of the filter when high frequency effects of the active elements are considered. 
Section 2.2.5 shows an oscillator circuit employing a minimum number of active and 
passive components as one of many possible applications of BD
_
DBeTA. The circuit contains 
only a single active element BD
_
DBeTA, two capacitors and one resistor, these passive 
elements is grounded; this is advantageous for integrated implementation which is very 
attractive for integrated circuit implementation. 
As a possible application for the BD
_
QFG technique a second order multifunction Gm
_
C 
filter is presented in section 2.2.6. 
Section 2.2.7 presents a new electronically tunable VM quadrature oscillator using two 
high performances CCCDBA, two capacitors and single resistor, all of them are grounded 
which is advantageous for monolithic integration. The condition of oscillation and the 
frequency of oscillation are independent and can be controlled by two separate bias currents. 
The output voltages are obtained at the terminals with almost zero internal impedances, thus 
there is no need to use any buffering devices. Thanks to the proper oscillator and CMOS 
structure design, the proposed circuit fulfills all the requirements expected from a VM 
oscillator. Even non
_
idealities and parasitic impedances of active element can be easily 
compensated by predistortion of working capacitances and resistances. The simulation results 
proved the high performance of the proposed circuit and correspondence with theory. The 
oscillator is electronically tunable in a wide range and its THD is low.  
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In section 2.2.8 new second order universal VM filter is designed to take advantage of 
the characteristics of the GD
_
VDBA. The filter employs solely of three VDBA as active 
element together with two capacitors as passive one; capacitors are grounded which is suitable 
for integrated circuit implementation. Three types of transfer functions are available, namely 
LP, BP and HP. 
3 CONCLUSION 
Since the emergence of electronics, the active elements have been always appeared as 
fundamental parts in analog integrated circuits. Recently, researchers continuously seek to 
implement new principles of active elements to improve the functionally of the old ones. 
However, to achieve the universality of active elements, both the current and the voltage types 
of output signals should be available. Thus, an easy implementation of filters and oscillators 
operating in mixed voltage–current modes is obtained. Therefore, the main objective of this 
thesis was to implement and improve various types of active elements. 
While a LV (Low Voltage) feature becomes an essential demand particularly in the case 
of portable devices, the CM (Current Mode) technique is ideally suited for this purpose, more 
than VM (Voltage Mode). CM has shown its superiority over VM, especially in larger 
dynamic range, higher signal bandwidth, greater linearity, simpler circuitry, higher speed, 
higher accuracy and lower power LP consumption, Hence, the main part of this thesis was 
focusing on LV LP
_
CM circuits. 
However, to validate the functionality of the presented CMOS circuits, thus, many 
interesting applications i. e. filters and oscillators were illustrated. 
Based on the presented internal CMOS structure of active elements and the relevant 
applications, it can be declared that aims of this thesis were fulfilled.  
It is noteworthy that almost all parts of this thesis were already published in many 
international journals with high impact factor. In addition, one of the presented techniques in 
this thesis was registered as a patent. Furthermore, these published articles have received 
many citations.  
For example, our paper [48] is already cited in the book entitled “Synthesis of 
Computational Structures for Analog Signal Processing” [138]. Please refer to my Curriculum 
Vitae for further information. 
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LIST OF APPENDICES 
A. Transistor Model Parameter 
 
 
Tab. A.1. Spice model used for NMOS CMOS 0.18μm 
.MODEL CMOSN NMOS: 
LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 4.1E-9 
+XJ      = 1E-7           NCH     = 2.3549E17      VTH0    = 0.3694303 
+K1      = 0.5789116      K2      = 1.110723E-3    K3      = 1E-3 
+K3B     = 0.0297124      W0      = 1E-7           NLX     = 2.037748E-7 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 1.2953626      DVT1    = 0.3421545      DVT2    = 0.0395588 
+U0      = 293.1687573    UA      = -1.21942E-9    UB      = 2.325738E-18 
+UC      = 7.061289E-11   VSAT    = 1.676164E5     A0      = 2 
+AGS     = 0.4764546      B0      = 1.617101E-7    B1      = 5E-6 
+KETA    = -0.0138552     A1      = 1.09168E-3     A2      = 0.3303025 
+RDSW    = 105.6133217    PRWG    = 0.5            PRWB    = -0.2 
+WR      = 1              WINT    = 2.885735E-9    LINT    = 1.715622E-8 
+XL      = 0              XW      = -1E-8          DWG     = 2.754317E-9 
+DWB     = -3.690793E-9   VOFF    = -0.0948017     NFACTOR = 2.1860065 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 2.665034E-3    ETAB    = 6.028975E-5 
+DSUB    = 0.0442223      PCLM    = 1.746064       PDIBLC1 = 0.3258185 
+PDIBLC2 = 2.701992E-3    PDIBLCB = -0.1           DROUT   = 0.9787232 
+PSCBE1  = 4.494778E10    PSCBE2  = 3.672074E-8    PVAG    = 0.0122755 
+DELTA   = 0.01           RSH     = 7              MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 8.58E-10       CGSO    = 8.58E-10       CGBO    = 1E-12 
+CJ      = 9.471097E-4    PB      = 0.8            MJ      = 0.3726161 
+CJSW    = 1.905901E-10   PBSW    = 0.8            MJSW    = 0.1369758 
+CJSWG   = 3.3E-10        PBSWG   = 0.8            MJSWG   = 0.1369758 
+CF      = 0              PVTH0   = -5.105777E-3   PRDSW   = -1.1011726 
+PK2     = 2.247806E-3    WKETA   = -5.071892E-3   LKETA   = 5.324922E-4 
+PU0     = -4.0206081     PUA     = -4.48232E-11   PUB     = 5.018589E-24 
+PVSAT   = 2E3            PETA0   = 1E-4           PKETA   = -2.090695E-3 
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Tab. A.2. Spice model used for PMOS CMOS 0.18μm 
.MODEL CMOSP PMOS:                                 LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 4.1E-9 
+XJ      = 1E-7           NCH     = 4.1589E17      VTH0    = -0.3823437 
+K1      = 0.5722049      K2      = 0.0219717      K3      = 0.1576753 
+K3B     = 4.2763642      W0      = 1E-6           NLX     = 1.104212E-7 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 0.6234839      DVT1    = 0.2479255      DVT2    = 0.1 
+U0      = 109.4682454    UA      = 1.31646E-9     UB      = 1E-21 
+UC      = -1E-10         VSAT    = 1.054892E5     A0      = 1.5796859 
+AGS     = 0.3115024      B0      = 4.729297E-7    B1      = 1.446715E-6 
+KETA    = 0.0298609      A1      = 0.3886886      A2      = 0.4010376 
+RDSW    = 199.1594405    PRWG    = 0.5            PRWB    = -0.4947034 
+WR      = 1              WINT    = 0              LINT    = 2.93948E-8 
+XL      = 0              XW      = -1E-8          DWG     = -1.998034E-8 
+DWB     = -2.481453E-9   VOFF    = -0.0935653     NFACTOR = 2 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 3.515392E-4    ETAB    = -4.804338E-4 
+DSUB    = 1.215087E-5    PCLM    = 0.96422        PDIBLC1 = 3.026627E-3 
+PDIBLC2 = -1E-5          PDIBLCB = -1E-3          DROUT   = 1.117016E-4 
+PSCBE1  = 7.999986E10    PSCBE2  = 8.271897E-10   PVAG    = 0.0190118 
+DELTA   = 0.01           RSH     = 8.1            MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 7.82E-10       CGSO    = 7.82E-10       CGBO    = 1E-12 
+CJ      = 1.214428E-3    PB      = 0.8461606      MJ      = 0.4192076 
+CJSW    = 2.165642E-10   PBSW    = 0.8            MJSW    = 0.3202874 
+CJSWG   = 4.22E-10       PBSWG   = 0.8            MJSWG   = 0.3202874 
+CF      = 0              PVTH0   = 5.167913E-4    PRDSW   = 9.5068821 
+PK2     = 1.095907E-3    WKETA   = 0.0133232      LKETA   = -3.648003E-3 
+PU0     = -1.0674346     PUA     = -4.30826E-11   PUB     = 1E-21 
+PVSAT   = 50             PETA0   = 1E-4           PKETA   = -1.822724E-3    
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